{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:21:34Z","timestamp":1737177694333,"version":"3.33.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,9,1]],"date-time":"2014-09-01T00:00:00Z","timestamp":1409529600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/hpec.2014.7040964","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T19:50:25Z","timestamp":1424202625000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Evaluating latency and throughput bound acceleration of FPGAs and GPUs for adaptive optics algorithms"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Venugopalan","sequence":"first","affiliation":[{"name":"United Technologies Research Center, 411 Silver Lane, E Hartford, CT USA"}]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/241439"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1117\/12.925723"},{"journal-title":"Zynq-7000 All Programmable SoC","year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.179"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1754386.1754387"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1086\/377226"},{"journal-title":"NVIDIA's Next Generation CUDA Compute Architecture Kepler TM GK110","year":"2012","key":"10"},{"key":"7","article-title":"Accelerating particle image velocimetry using hybrid architectures","author":"venugopal","year":"2009","journal-title":"Symposium on Application Accelerators in High-Performance Computing (SAAHPC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1111\/j.1365-2966.2010.17257.x"},{"journal-title":"Development of An Efficient Parallel Wavefront Reconstructor-with Implementation on A GPU","year":"2011","author":"klop","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1201\/EBK1439808580"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674861"},{"key":"8","first-page":"296","article-title":"Accelerating real-time processing of the atst adaptive optics system using coarse-grained parallel hardware architectures","author":"venugopal","year":"2011","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)"}],"event":{"name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2014,9,9]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2014,9,11]]}},"container-title":["2014 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7027306\/7040940\/07040964.pdf?arnumber=7040964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T18:33:49Z","timestamp":1737138829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7040964\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpec.2014.7040964","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}