{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:27:11Z","timestamp":1729675631007,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/hpec.2014.7040997","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T19:50:25Z","timestamp":1424202625000},"page":"1-6","source":"Crossref","is-referenced-by-count":27,"title":["Design of 3D FFTs with FPGA clusters"],"prefix":"10.1109","author":[{"given":"Jiayi","family":"Sheng","sequence":"first","affiliation":[]},{"given":"Ben","family":"Humphries","sequence":"additional","affiliation":[]},{"given":"Hansen","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Martin C.","family":"Herbordt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572319"},{"journal-title":"Introduction to Parallel Algorithms and Architectures Arrays Trees Hypercubes","year":"1992","author":"leighton","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147124"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645217"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.219"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.89.6.2195"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/473128"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.28"},{"journal-title":"Intel Intel Xeon Phi System Softare Developer's Guide","year":"2013","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1364782.1364802"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0013"},{"key":"23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/ASP\/2006\/97950","article-title":"Rigid molecule docking: FPGA reconfiguration for alternative force laws","volume":"2006","author":"vancourt","year":"2006","journal-title":"Journal on Applied Signal Processing"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.169"},{"journal-title":"Virtex-5 FPGA RocketIO GTP Transceiver","year":"2009","key":"25"},{"journal-title":"LogiCORE IP Aurora 64B\/66B v7 1","year":"2012","key":"26"},{"journal-title":"LogiCORE IP Fast Fourier Transform v9 0 Product Guide for Vivado Design Suite","year":"2014","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654083"},{"journal-title":"Altera Stratix v Device Handbook volume2 Transceivers","year":"2014","key":"3"},{"journal-title":"Altera FFT MegaCore Function User Guide","year":"2014","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.28"},{"journal-title":"Altera SerialLite III Streaming MegaCore Function User Guide","year":"2013","key":"1"},{"key":"7","first-page":"41","article-title":"The avici terabit switch\/router","author":"dally","year":"1998","journal-title":"Proc Sixth Symp Hot Interconnects"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.34"},{"key":"5","article-title":"Performance potential of molecular dynamics simulations on high performance reconfigurable computing systems","author":"chiu","year":"2008","journal-title":"Proceedings High Performance Reconfigurable Technology and Applications"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862653"},{"journal-title":"Using Offline Routing to Implement A Low Latency 3D FFT in A Multinode FPGA System","year":"2013","author":"humphries","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"}],"event":{"name":"2014 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2014,9,9]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2014,9,11]]}},"container-title":["2014 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7027306\/7040940\/07040997.pdf?arnumber=7040997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:43:56Z","timestamp":1498196636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7040997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpec.2014.7040997","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}