{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T11:18:05Z","timestamp":1761995885390,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/hpec.2016.7761590","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T16:44:07Z","timestamp":1480610647000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A hardware design for in-brain neural spike sorting"],"prefix":"10.1109","author":[{"family":"Yinan Liu","sequence":"first","affiliation":[]},{"given":"Jiayi","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Martin C.","family":"Herbordt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.jneumeth.2005.12.033"},{"year":"2013","journal-title":"Encounter Power System Datasheet Cadence","article-title":"Cadence","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2011.2179451"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/TNSRE.2007.908429","article-title":"Thermal impact of an active 3-D microelectrode array implanted in the brain","volume":"15","author":"kim","year":"2007","journal-title":"IEEE Trans Neural Syst Rehabil Eng"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/HPEC.2015.7322437"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1038\/srep22170"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.3389\/fnins.2014.00417"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2005.858479"},{"year":"2012","author":"gibson","journal-title":"Neural Spike Sorting in Hardware From Theory to Practice","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TNSRE.2009.2021607"},{"key":"ref7","first-page":"1214","article-title":"A 130-uW, 64-Channel Neural Spike-Sorting DSP Chip","volume":"48","author":"karkare","year":"2013","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1038\/nature04968"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1038\/nature06996"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2013.2264616"}],"event":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2016,9,13]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7748303\/7761574\/07761590.pdf?arnumber=7761590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:04:36Z","timestamp":1498352676000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7761590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpec.2016.7761590","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}