{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:11:50Z","timestamp":1729645910749,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/hpec.2016.7761606","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T21:44:07Z","timestamp":1480628647000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA"],"prefix":"10.1109","author":[{"given":"Shreyas G.","family":"Singapura","sequence":"first","affiliation":[]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"338","article-title":"Optimal Dynamic Data Layouts for 2D FFT on 3D Memory Integrated FPGA","author":"ren","year":"2015","journal-title":"Parallel Computing Technologies"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/3DIC.2013.6702348"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2832911"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and Management of 3D Chip Multiprocessors using Network-in-Memory","volume":"34","author":"li","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/978-3-319-16214-0_41"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/IPDPSW.2015.133"},{"key":"ref16","first-page":"1","article-title":"Ramulator: A Fast and Extensible DRAM Simulator","volume":"pp","author":"kim","year":"2015","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref17","first-page":"33","article-title":"CACTI-3DD: Architecture-Level Modeling for 3D Die-Stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IPDPSW.2014.164"},{"year":"0","journal-title":"Synopsys Parallel FFT Core","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"year":"0","journal-title":"MICRON DDR3 Datasheet","key":"ref3"},{"key":"ref6","first-page":"242","article-title":"Using SDRAMs for Two-Dimensional Accesses of Long 2nx2m-point FFTs and Transposing","author":"langemeyer","year":"2011","journal-title":"Embedded Computer Systems (SAMOS) 2011 International Conference on"},{"key":"ref5","first-page":"1","article-title":"Theory and Application of Digital Signal Processing","author":"rabiner","year":"1975"},{"key":"ref8","first-page":"1","article-title":"Energy Optimizations for FPGA-based 2D FFT Architecture","author":"chen","year":"2014","journal-title":"High Performance Extreme Computing Conference (HPEC) 2014 IEEE"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/s11265-010-0500-y"},{"year":"0","journal-title":"JEDEC HBM","key":"ref2"},{"year":"0","journal-title":"Micron HMC","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ASAP.2014.6868669"}],"event":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2016,9,13]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7748303\/7761574\/07761606.pdf?arnumber=7761606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T05:32:10Z","timestamp":1568611930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7761606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hpec.2016.7761606","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}