{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:13:12Z","timestamp":1730225592474,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/hpec.2016.7761627","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T21:44:07Z","timestamp":1480628647000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing simulation speed of FPGA model-based synthesis"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Caldwell","sequence":"first","affiliation":[]},{"given":"Bo","family":"Marr","sequence":"additional","affiliation":[]},{"given":"David","family":"Bloom","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Thompson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"giovanni de","key":"ref4"},{"key":"ref3","first-page":"473","article-title":"High-level synthesis for FPGAs: From prototyping to deployment","volume":"4","author":"jason","year":"2011","journal-title":"IEEE IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"journal-title":"Comparing Performance","year":"0","key":"ref10"},{"journal-title":"Vivado Designing with System Generator UG897 (v2011 1)","year":"2015","key":"ref6"},{"key":"ref5","article-title":"Behavioral synthesis for FPGA-based computing","author":"herman","year":"1999","journal-title":"FPGAs for Custom Computing Machines 1994 Proceedings IEEE Workshop on IEEE"},{"journal-title":"MathWorks Documentation","article-title":"How Acceleration Modes Work","year":"0","key":"ref8"},{"journal-title":"Vivado Design Suite User Guide Synthesis UG901 (v2014 4)","year":"2014","key":"ref7"},{"journal-title":"Design Technology for the Trillion-Device Future","year":"0","key":"ref2"},{"journal-title":"Design Your Model for Effective Acceleration","year":"0","key":"ref9"},{"key":"ref1","article-title":"Using C based logic synthesis to bridge the productivity gap","author":"chris","year":"2004","journal-title":"Proceedings of the 2004 Asia and South Pacific Design Automation Conference IEEE Press"}],"event":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2016,9,13]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7748303\/7761574\/07761627.pdf?arnumber=7761627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T02:34:31Z","timestamp":1482546871000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7761627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hpec.2016.7761627","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}