{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:24:05Z","timestamp":1771064645907,"version":"3.50.1"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/hpec.2016.7761639","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T21:44:07Z","timestamp":1480628647000},"page":"1-7","source":"Crossref","is-referenced-by-count":34,"title":["Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects"],"prefix":"10.1109","author":[{"given":"Alan D.","family":"George","sequence":"first","affiliation":[]},{"given":"Martin C.","family":"Herbordt","sequence":"additional","affiliation":[]},{"given":"Herman","family":"Lam","sequence":"additional","affiliation":[]},{"given":"Abhijeet G.","family":"Lawande","sequence":"additional","affiliation":[]},{"given":"Jiayi","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.34"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862653"},{"key":"ref33","article-title":"Collective Communication on FPGA Clusters with Static Scheduling","year":"2016","journal-title":"Proc Highly Efficient and Reconfigurable Technologies"},{"key":"ref32","article-title":"Towards Low-Latency Communication on FPGA Clusters with 3D FFT Case Study","author":"sheng","year":"2015","journal-title":"Proc Highly Efficient and Reconfigurable Technologies"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7040997"},{"key":"ref30","first-page":"2","article-title":"Architectural requirements of parallel scientific applications with explicit communication","author":"cypher","year":"0"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654083"},{"key":"ref36","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref35","article-title":"Towards scalable multicomputer communication through offline routing","author":"herbordt","year":"2003","journal-title":"Tech Rep TR2003-01"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.219"},{"key":"ref10","article-title":"Bluehive-A Field Programmable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation","author":"moore","year":"0"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.53"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2013.0387"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862652"},{"key":"ref13","article-title":"The PetaFlops Router: Harnessing FPGAs and Accelerators for High Performance Computing","author":"baker","year":"2009","journal-title":"Proc High Performance Embedded Computing"},{"key":"ref14","article-title":"A Guide to FPGAs for Communications","author":"bolaria","year":"2009","journal-title":"the Linley Group"},{"key":"ref15","year":"0","journal-title":"Arista Networks Inc"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.69"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref18","first-page":"194","article-title":"The Message-Driven Processor: A multicomputer processing node with efficient mechanisms","volume":"12","author":"dally","year":"1994","journal-title":"IEEE Micro"},{"key":"ref19","article-title":"Status of the QCDOC project","author":"boyle","year":"2001","journal-title":"Proc Lattice 2001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3565"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914907"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2012.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.62"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.80"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2014.58"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"key":"ref8","article-title":"FPGA-based acceleration platform for chip verification","author":"kapur","year":"2008","journal-title":"Talk at RAMP Retreat"},{"key":"ref7","article-title":"Field Programmable Gate Array (FPGA) Emulation for Computer Architecture","author":"wawrzynek","year":"2009","journal-title":"Air Force Research Laboratory Tech Rep AFRL-RY-WP-TR-2009-1281"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.71"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.49"},{"key":"ref1","article-title":"Feasibility of FPGA co-processor acceleration of FDTD codes","author":"tomko","year":"2004","journal-title":"High Performance Computing Modernization Program Tech Rep GSA Contract No DAAD05-01-C-0033"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063419"},{"key":"ref22","article-title":"Novo-G Overview","author":"george","year":"2010","journal-title":"Presentation at CHREC NSF Center for High-Performance Reconfigurable Computing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.9"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.28"},{"key":"ref24","article-title":"Gidel Products","year":"2015"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/11549468_87"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567603"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732273"}],"event":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2016,9,13]]},"end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7748303\/7761574\/07761639.pdf?arnumber=7761639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,24]],"date-time":"2016-12-24T01:59:05Z","timestamp":1482544745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7761639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/hpec.2016.7761639","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}