{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T22:56:06Z","timestamp":1753052166583},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/hpec.2016.7761645","type":"proceedings-article","created":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T16:44:07Z","timestamp":1480610647000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Real-time, low-latency image processing with high throughput on a multi-core SoC"],"prefix":"10.1109","author":[{"given":"Barath","family":"Ramesh","sequence":"first","affiliation":[]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[]},{"given":"Herman","family":"Lam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865136"},{"journal-title":"TMS320C6000 Optimizing Compiler Users Guide","year":"0","key":"ref11"},{"journal-title":"Tms320c64x+ dsp image\/video processing library programmer's guide","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2012.6408665"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.130"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2014.6943263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23687-7_54"},{"key":"ref8","first-page":"596","article-title":"Fpsoc using xilinx zynq for medical image coding based on the quaternionic parauni-tary filter banks","author":"petrovsky","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223795"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2008.4563150"},{"journal-title":"Multicore DSP+ARM KeyStone II System-on-Chip (SoC)","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231971"}],"event":{"name":"2016 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2016,9,13]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2016,9,15]]}},"container-title":["2016 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7748303\/7761574\/07761645.pdf?arnumber=7761645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,23]],"date-time":"2016-12-23T21:03:47Z","timestamp":1482527027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7761645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hpec.2016.7761645","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}