{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:39:21Z","timestamp":1725449961207},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/hpec.2017.8091069","type":"proceedings-article","created":{"date-parts":[[2017,11,2]],"date-time":"2017-11-02T23:45:54Z","timestamp":1509666354000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["An introduction to an array memory processor for application specific acceleration"],"prefix":"10.1109","author":[{"given":"Gerald G.","family":"Pechanek","sequence":"first","affiliation":[]},{"given":"Nikos","family":"Pitsianis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"journal-title":"Mathematical Theory of Connecting Networks and Telephone Traffic","year":"1965","author":"bene?","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1990.143511"},{"journal-title":"Processor composed of memory nodes that execute memory access instructions and cooperate with execution nodes that execute function instructions","year":"2009","author":"pechanek","key":"ref13"},{"journal-title":"Interconnection network and method of construction thereof for efficiently sharing memory and processing in a multi-processor where connections are made according to adjacency of nodes in a dimension","year":"2011","author":"pechanek","key":"ref14"},{"journal-title":"Interconnection networks and methods of construction thereof for efficiently sharing memory and processing in a multi-processor where connections are made according to adjacency of nodes in a dimension","year":"2012","author":"pechanek","key":"ref15"},{"journal-title":"Interconnection network connecting operation-configurable nodes according to one or more levels of adjacency in multiple dimensions of communication in a multi-processor and a neural processor","year":"2013","author":"pechanek","key":"ref16"},{"journal-title":"Methods and apparatus for creating and executing a packet of instructions organized according to data dependencies between adjacent instructions and utilizing networks based on adjacencies to transport data in response to execution of the instructions","year":"2016","author":"pechanek","key":"ref17"},{"journal-title":"Methods and apparatus for signal flow graph pipelining that reduce storage of temporary variables","year":"2016","author":"pechanek","key":"ref18"},{"journal-title":"Methods and apparatus for signal flow graph pipelining in an array processing unit that reduces storage of temporary variables","year":"2016","author":"pechanek","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48311-X_107"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/72.165595"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1992.223031"},{"key":"ref7","article-title":"Survey of network-on-chip proposals","author":"salminen","year":"2008","journal-title":"White Paper"},{"key":"ref2","first-page":"332","article-title":"Computer Architecture and Parallel Processing","author":"hwang","year":"1984","journal-title":"ch Structures and Algorithms for Array processors"},{"key":"ref9","article-title":"Introduction to Parallel Algorithms and Architectures: Array, Trees, Hypercubes","author":"leighton","year":"1992","journal-title":"ch Section 3 2 The Buterfly Cube-Connected Cycles"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220290"},{"key":"ref20","first-page":"50","article-title":"Dop-pelganger: A cache for approximate computing","author":"miguel","year":"2015","journal-title":"2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(87)90018-4"},{"key":"ref21","article-title":"Fast Fourier Transforms on the Hypercube","author":"walton","year":"1986","journal-title":"Ametek Computer Research Division 610 N Santa Anita Ave Arcadia CA 91006 Tech Rep"},{"journal-title":"The Kronecker product in approximation and fast transform generation","year":"1997","author":"pitsianis","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970999"},{"journal-title":"In-Stat\/MDR Announces BOPS Inc and Intel as Recipients of Microprocessor Reports Analysts Choice Award","year":"2001","key":"ref26"},{"journal-title":"New Halo C Compiler from BOPS gets excellent results from EEMBC Benchmarking","year":"2001","key":"ref25"}],"event":{"name":"2017 IEEE High-Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2017,9,12]]},"location":"Waltham, MA","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8079092\/8091018\/08091069.pdf?arnumber=8091069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:29:02Z","timestamp":1512671342000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpec.2017.8091069","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}