{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:14:16Z","timestamp":1729642456546,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/hpec.2017.8091088","type":"proceedings-article","created":{"date-parts":[[2017,11,3]],"date-time":"2017-11-03T03:45:54Z","timestamp":1509680754000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Optimal data layout for block-level random accesses to scratchpad"],"prefix":"10.1109","author":[{"given":"Shreyas G.","family":"Singapura","sequence":"first","affiliation":[]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"journal-title":"3D Memory Simulator Code Repository","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818977"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2077314"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/360128.360134","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"zhang","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"ref18","article-title":"Exploring memory management strategies in catamount","author":"ferreira","year":"2008","journal-title":"Proceedings of the 2008 Cray User Group Annual Technical Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"journal-title":"Intel Knights Landing","year":"0","key":"ref4"},{"journal-title":"HBM","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2570283"},{"journal-title":"Trinity","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"journal-title":"Micron HMC","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136497"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref22","first-page":"33","article-title":"CACTI-3DD: Architecture-Level Modeling for 3D Die-Stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1142\/S012962641442002X"},{"key":"ref23","first-page":"1","article-title":"Ramulator: A Fast and Extensible DRAM Simulator","author":"kim","year":"2015","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref25","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","volume":"2011","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"}],"event":{"name":"2017 IEEE High-Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2017,9,12]]},"location":"Waltham, MA","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8079092\/8091018\/08091088.pdf?arnumber=8091088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T14:23:55Z","timestamp":1570285435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hpec.2017.8091088","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}