{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T13:57:22Z","timestamp":1760709442172},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/hpec.2017.8091091","type":"proceedings-article","created":{"date-parts":[[2017,11,2]],"date-time":"2017-11-02T23:45:54Z","timestamp":1509666354000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["Broadening the exploration of the accelerator design space in embedded scalable platforms"],"prefix":"10.1109","author":[{"given":"Luca","family":"Piccolboni","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Mantovani","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"Adaptive Simulated Annealer for High Level Synthesis Design Space Exploration","author":"carrion schafer","year":"2009","journal-title":"Proc IEEE Int Symp VLSI Design Automation and Test (VLSI-TSA-DAT)"},{"journal-title":"Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration","year":"2016","author":"carrion schafer","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.937396"},{"key":"ref36","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays (FPGA)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"journal-title":"Machine Learning Predictive Modelling High-Level Synthesis Design Space Exploration IET Computers Digital Techniques","year":"2012","author":"carrion schafer","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062208"},{"key":"ref11","article-title":"An Analysis of Accelerator Coupling in Heterogeneous Architectures","author":"cota","year":"2015","journal-title":"Proc of the ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref12","article-title":"A Multiobjective Genetic Algorithm for Design Space Exploration in High-Level Synthesis","author":"ferrandi","year":"2008","journal-title":"Proc of IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593071"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"journal-title":"1666–2011 - IEEE Standard for Standard SystemC Reference Manual","article-title":"IEEE. SystemC Standardization Working Group","year":"0","key":"ref16"},{"key":"ref17","article-title":"On-chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-point, Bus, and Network-on-chip Approaches","author":"lee","year":"2008","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847274"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656098"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"journal-title":"COS-MOS Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators","year":"2017","author":"piccolboni","key":"ref27"},{"journal-title":"SystemC From the Ground Up","year":"2009","author":"black","key":"ref3"},{"key":"ref6","article-title":"The Case for Embedded Scalable Platforms","author":"carloni","year":"2016","journal-title":"Proc of the ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref29","article-title":"System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip","author":"pilato","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"journal-title":"PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual","year":"2013","author":"barker","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488491"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391969"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESLsyn.2014.6850383"},{"journal-title":"An Overview of Today's High-level Synthesis Tools","year":"2012","author":"meeus","key":"ref24"},{"journal-title":"High-Level Synthesis Past Present and Future","year":"2009","author":"martin","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.752655"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2014.10"}],"event":{"name":"2017 IEEE High-Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2017,9,12]]},"location":"Waltham, MA","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8079092\/8091018\/08091091.pdf?arnumber=8091091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:29:04Z","timestamp":1512671344000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/hpec.2017.8091091","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}