{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T16:18:46Z","timestamp":1781021926167,"version":"3.54.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/hpec.2017.8091094","type":"proceedings-article","created":{"date-parts":[[2017,11,2]],"date-time":"2017-11-02T23:45:54Z","timestamp":1509666354000},"page":"1-7","source":"Crossref","is-referenced-by-count":11,"title":["Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing"],"prefix":"10.1109","author":[{"given":"Benjamin","family":"Schwaller","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Barath","family":"Ramesh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RADAR.2014.7060412"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1998.681704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"ref13","author":"johnson","year":"2001","journal-title":"Implementing the Cross Ambiguity Function and Generating Geometry-specific Signals"},{"key":"ref4","year":"0","journal-title":"Odroid wiki"},{"key":"ref3","year":"0","journal-title":"Multicore DSP+ARM KeyStone II System-on-Chip (SoC)"},{"key":"ref6","year":"0","journal-title":"Amlogic S905 Datasheet"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010472"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2012.6187229"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2011.5747455"},{"key":"ref2","article-title":"Chiplet based approach for heterogenous processing and packaging architectures","author":"mounce","year":"0","journal-title":"IEEE Aerospace Conference"},{"key":"ref1","year":"0","journal-title":"Next generation processor for on-board payload data processing application"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7040985"}],"event":{"name":"2017 IEEE High-Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA","start":{"date-parts":[[2017,9,12]]},"end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8079092\/8091018\/08091094.pdf?arnumber=8091094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:29:07Z","timestamp":1512671347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8091094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hpec.2017.8091094","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}