{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:58:45Z","timestamp":1767772725495},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/hpec.2018.8547578","type":"proceedings-article","created":{"date-parts":[[2018,12,8]],"date-time":"2018-12-08T00:50:56Z","timestamp":1544230256000},"source":"Crossref","is-referenced-by-count":32,"title":["Design and Implementation of a Dynamic Information Flow Tracking Architecture to Secure a RISC-V Core for IoT Applications"],"prefix":"10.1109","author":[{"given":"Christian","family":"Palmiero","sequence":"first","affiliation":[]},{"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","year":"0","journal-title":"RI5CY GNU toolchain"},{"key":"ref10","author":"traber","year":"2017","journal-title":"PULPino Datasheet"},{"key":"ref11","first-page":"177","article-title":"Non-control-data attacks are realistic threats","author":"chen","year":"2005","journal-title":"USENIX Security Symposium"},{"key":"ref12","article-title":"Defeating memory corruption attacks via pointer taintedness detection","author":"chen","year":"2005","journal-title":"Proceedings of the International Conference on Dependable Systems and Networks (DSN)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016650"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2008.18","article-title":"From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware","author":"chen","year":"2008","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270347"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.31"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.17"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658991"},{"key":"ref28","author":"scut","year":"2001","journal-title":"Exploiting format string vulnerabilities"},{"key":"ref4","author":"waterman","year":"2017","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA Version 2 0"},{"key":"ref27","article-title":"A Comparison of Publicly Available Tools for Dynamic Buffer Overflow Prevention","author":"wilander","year":"2003","journal-title":"Proceedings of the 10th Annual Network and Distributed System Security Symposium"},{"key":"ref3","year":"0","journal-title":"RISC-V Foundation"},{"key":"ref6","article-title":"Secure Program Execution via Dynamic Information Flow Tracking","author":"edward","year":"2004","journal-title":"Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref29","year":"0","journal-title":"RISC-V ELF psABI specification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2732209.2732216"},{"key":"ref8","first-page":"1695","article-title":"Register transfer level information flow tracking for provably secure hardware design","author":"ardeshiricham","year":"2017","journal-title":"Proc Conf Design Automation and Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2619091"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.162"},{"key":"ref9","author":"traber","year":"2017","journal-title":"RI5CY User Manual Revision 1 7"},{"key":"ref1","year":"2017","journal-title":"GrowthEnabler Market pulse report Internet of Things (IoT)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref21","article-title":"The case for open instruction sets","author":"asanovic","year":"2014","journal-title":"Microprocessor Report"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478332"},{"key":"ref23","year":"0","journal-title":"RISC-V Foundation RISC-V Foundation Members"},{"key":"ref26","author":"waterman","year":"2016","journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture Document Version 1 9 1 CS Division"},{"key":"ref25","year":"0","journal-title":"PULP Platform"}],"event":{"name":"2018 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA","start":{"date-parts":[[2018,9,25]]},"end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 IEEE High Performance extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8534508\/8547513\/08547578.pdf?arnumber=8547578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:30:10Z","timestamp":1598236210000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8547578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpec.2018.8547578","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}