{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T06:33:55Z","timestamp":1790058835566,"version":"4.0.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/hpec.2018.8547707","type":"proceedings-article","created":{"date-parts":[[2018,12,8]],"date-time":"2018-12-08T00:50:56Z","timestamp":1544230256000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["AC922 Data Movement for CORAL"],"prefix":"10.1109","author":[{"given":"Steve","family":"Roberts","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pradeep","family":"Ramanna","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Walthour","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.73"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966884.2966909"},{"key":"ref12","year":"0","journal-title":"Gpu direct"},{"key":"ref13","first-page":"457","article-title":"Heterogeneous system coherence for integrated CPU-GPU systems","author":"power","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) MICRO"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2014.7116873"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"ref16","author":"thakur","year":"0","journal-title":"Mpi at exascale"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33518-1_16"},{"key":"ref3","author":"bordawekar","year":"0","journal-title":"Evaluation of hybrid cache-coherent concurrent hash table on ibm power9 ac922 system with nvlink2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975269"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2015.21"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/COMHPC.2016.006"},{"key":"ref2","year":"2000","journal-title":"InfiniBand architecture specification release 1 0 Number v 1 in InfiniBand architecture specification release 1 0"},{"key":"ref9","article-title":"Functionality and performance of nvlink with power9 processors","year":"2018","journal-title":"IBM Journal of Research and Development"},{"key":"ref1","year":"0"}],"event":{"name":"2018 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA","start":{"date-parts":[[2018,9,25]]},"end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 IEEE High Performance extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8534508\/8547513\/08547707.pdf?arnumber=8547707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T01:59:26Z","timestamp":1640224766000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8547707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/hpec.2018.8547707","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}