{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:14:38Z","timestamp":1730225678949,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/hpec.2019.8916363","type":"proceedings-article","created":{"date-parts":[[2019,11,29]],"date-time":"2019-11-29T12:11:36Z","timestamp":1575029496000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["IP Cores for Graph Kernels on FPGAs"],"prefix":"10.1109","author":[{"given":"Sanmukh R.","family":"Kuppannagari","sequence":"first","affiliation":[]},{"given":"Rachit","family":"Rajat","sequence":"additional","affiliation":[]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[]},{"given":"Aravind","family":"Dasu","sequence":"additional","affiliation":[]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Jedec standard no 235a JEDEC","year":"0","key":"ref32"},{"key":"ref31","article-title":"Intel stratix 10 mx fpgas revolutionizing system memory bandwidth","author":"kehlet","year":"2019","journal-title":"FCCM Workshop on Inte FPGA New Technology Showcase Chiplets High-Bandwidth memory and eASICS"},{"key":"ref30","first-page":"599","article-title":"Graphx: Graph processing in a distributed dataflow framework","author":"gonzalez","year":"2014","journal-title":"11th fUSENIXg Symposium on Operating Systems Design and Implementation (fOSDIg 14)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.35"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021739"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021737"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577350"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174245"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174260"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7041004"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1080\/15427951.2009.10129177"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772756"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"ref6","first-page":"17","article-title":"Powergraph: Distributed graph-parallel computation on natural graphs","author":"gonzalez","year":"0","journal-title":"Presented as part of the 10th fUSENIXg Symposium on Operating Systems Design and Implementation (fOSDIg 12)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2016.7498258"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/3016078.2851145","article-title":"Gunrock: A high-performance graph processing library on the gpu","volume":"51","author":"wang","year":"2016","journal-title":"ACM SIGPLAN Notices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.28"},{"key":"ref2","first-page":"31","article-title":"Graphchi: Large-scale graph computation on just a fPCg","author":"kyrola","year":"0","journal-title":"Presented as part of the 10th fUSENIXg Symposium on Operating Systems Design and Implementation (fOSDIg 12)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.41"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.15"},{"journal-title":"Intel stratix 10 mx fpgas Intel","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3299108"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.30"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.50"},{"journal-title":"The PageRank Citation Ranking Bringing Order to the Web","year":"1999","author":"page","key":"ref25"}],"event":{"name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2019,9,24]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2019,9,26]]}},"container-title":["2019 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910148\/8916214\/08916363.pdf?arnumber=8916363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:47:02Z","timestamp":1658155622000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8916363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpec.2019.8916363","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}