{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:45:46Z","timestamp":1769283946070,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/hpec.2019.8916419","type":"proceedings-article","created":{"date-parts":[[2019,11,29]],"date-time":"2019-11-29T07:11:36Z","timestamp":1575011496000},"page":"1-7","source":"Crossref","is-referenced-by-count":23,"title":["Accelerating Sparse Deep Neural Networks on FPGAs"],"prefix":"10.1109","author":[{"given":"Sitao","family":"Huang","sequence":"first","affiliation":[]},{"given":"Carl","family":"Pearson","sequence":"additional","affiliation":[]},{"given":"Rakesh","family":"Nagi","sequence":"additional","affiliation":[]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wen-mei","family":"Hwu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.23"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482073"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715055"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293898"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056833"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310305"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916336"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916336"},{"key":"ref7","year":"0","journal-title":"Xilinx Virtex-7 FPGA VC709 Connectivity Kit"},{"key":"ref2","article-title":"Deep residual learning for image recognition","volume":"abs 1512 3385","author":"he","year":"2015","journal-title":"CoRR"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Advances in Neural Information Processing Systems 25"},{"key":"ref9","year":"0","journal-title":"Bulldozer for servers Testing amd’s ”interlagos” opteron 6200 series"}],"event":{"name":"2019 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2019,9,24]]},"end":{"date-parts":[[2019,9,26]]}},"container-title":["2019 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910148\/8916214\/08916419.pdf?arnumber=8916419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:31:55Z","timestamp":1658143915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8916419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpec.2019.8916419","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}