{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T18:26:15Z","timestamp":1776277575512,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,22]]},"DOI":"10.1109\/hpec43674.2020.9286164","type":"proceedings-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T21:07:15Z","timestamp":1608671235000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["A Hardware Root-of-Trust Design for Low-Power SoC Edge Devices"],"prefix":"10.1109","author":[{"given":"Alan","family":"Ehret","sequence":"first","affiliation":[]},{"given":"Eliakin","family":"Del Rosario","sequence":"additional","affiliation":[]},{"given":"Karen","family":"Gettings","sequence":"additional","affiliation":[]},{"given":"Michel A.","family":"Kinsy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728787"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916519"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s102070100002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916486"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293991"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref12","year":"0","journal-title":"Libecc Library"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.145"},{"key":"ref9","article-title":"Hardware Security: A Hands-on Learning Approach","author":"bhunia","year":"2018","journal-title":"Morgan Kaufmann"},{"key":"ref1","article-title":"Accelerator-level parallelism","volume":"abs 1907 2064","author":"hill","year":"2019","journal-title":"CoRR"}],"event":{"name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2020,9,22]]},"end":{"date-parts":[[2020,9,24]]}},"container-title":["2020 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9285977\/9286137\/09286164.pdf?arnumber=9286164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:54:02Z","timestamp":1656345242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9286164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,22]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hpec43674.2020.9286164","relation":{},"subject":[],"published":{"date-parts":[[2020,9,22]]}}}