{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T16:09:51Z","timestamp":1775146191783,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,22]]},"DOI":"10.1109\/hpec43674.2020.9286209","type":"proceedings-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T21:07:15Z","timestamp":1608671235000},"page":"1-7","source":"Crossref","is-referenced-by-count":14,"title":["Architectural Analysis of Deep Learning on Edge Accelerators"],"prefix":"10.1109","author":[{"given":"Luke","family":"Kljucaric","sequence":"first","affiliation":[]},{"given":"Alex","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"2020","journal-title":"NVCaffe"},{"key":"ref11","author":"abadi","year":"2015","journal-title":"TensorFlow Large-Scale Machine Learning on Heterogeneous Systems"},{"key":"ref12","year":"2020","journal-title":"Open VINO Toolkit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICDAR.2015.7333881"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999257"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/jimaging5030037"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1177\/1550147719867072"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3234150"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2820975.2820980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974843"},{"key":"ref27","year":"2020","journal-title":"Arm cortex-a53 mpcore processor technical reference manual"},{"key":"ref3","year":"2020","journal-title":"System Architecture"},{"key":"ref6","year":"2020","journal-title":"Intel&#x00AE; Movidius Myriad X VPU"},{"key":"ref5","author":"franklin","year":"2020","journal-title":"Jetson AGX Xavier and the New Era of Autonomous Machines Webinar"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916463"},{"key":"ref7","author":"google","year":"2020","journal-title":"Coral Dev Board Datasheet Version 1 3"},{"key":"ref2","year":"2020","journal-title":"NVIDIA A100 Tensor Core GPU Architecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0031-3203(01)00178-9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073867"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2017.2940968"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3325413.3329787"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3363347.3363363"},{"key":"ref23","year":"2018","journal-title":"i MX 8M Quad Power Consumption Measurement Rev 2"},{"key":"ref26","article-title":"Reduced-Precision Strategies for Bounded Memory in Deep Neural Nets","volume":"abs 1511 5236","author":"judd","year":"2015","journal-title":"CoRR"},{"key":"ref25","article-title":"Training Deep Neural Networks with 8-bit Floating Point Numbers","author":"wang","year":"2020","journal-title":"The Conference on Neural Information Processing Systems (NIPS)"}],"event":{"name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2020,9,22]]},"end":{"date-parts":[[2020,9,24]]}},"container-title":["2020 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9285977\/9286137\/09286209.pdf?arnumber=9286209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:54:01Z","timestamp":1656345241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9286209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,22]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpec43674.2020.9286209","relation":{},"subject":[],"published":{"date-parts":[[2020,9,22]]}}}