{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:03:49Z","timestamp":1740099829729,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1421577"],"award-info":[{"award-number":["CNS-1421577"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,22]]},"DOI":"10.1109\/hpec43674.2020.9286228","type":"proceedings-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T21:07:15Z","timestamp":1608671235000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Denial of Service in CPU-GPU Heterogeneous Architectures"],"prefix":"10.1109","author":[{"given":"Hao","family":"Wen","sequence":"first","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"PACT-13"},{"key":"ref11","article-title":"Cache-fair thread scheduling for multi-core processors","author":"fedorova","year":"2006","journal-title":"Technical Report TR-17–06 Harvard University"},{"key":"ref12","article-title":"Reducing Inter-Application Interferences in Integrated CPU-GPU Heterogeneous Architecture","author":"wen","year":"2018","journal-title":"ICCD"},{"key":"ref13","article-title":"Interference from GPU System Service Requests","author":"arkaprava","year":"2018","journal-title":"IISWC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"ref15","article-title":"Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors","author":"woo","year":"2007","journal-title":"Workshop on Chip Multiprocessor Memory Systems and Interconnects"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"ref4"},{"journal-title":"Introducing Sandy Bridge","year":"0","author":"valentine","key":"ref3"},{"key":"ref6","article-title":"Rodinia: A benchmark suite for heterogeneous computing","author":"boyer","year":"2009","journal-title":"Proc of International Symposium on Workload Characterization (IISWC)"},{"year":"0","key":"ref5"},{"key":"ref8","article-title":"Micro-architectural denial of service: Insuring micro-architectural fairness","author":"grunwald","year":"2002","journal-title":"MICRO-35"},{"key":"ref7","article-title":"Analyzing performance vulnerability due to resource denial of service attack on chip multiprocessors","author":"woo","year":"2007","journal-title":"Workshop on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"journal-title":"MacSim A CPU-GPU Heterogeneous Simulatin Framework User Guide","year":"0","author":"kim","key":"ref1"},{"key":"ref9","article-title":"Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems","author":"moscibroda","year":"2007","journal-title":"SS'07 Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium"}],"event":{"name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2020,9,22]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2020,9,24]]}},"container-title":["2020 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9285977\/9286137\/09286228.pdf?arnumber=9286228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:54:02Z","timestamp":1656345242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9286228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,22]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpec43674.2020.9286228","relation":{},"subject":[],"published":{"date-parts":[[2020,9,22]]}}}