{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:35:30Z","timestamp":1755999330937,"version":"3.37.3"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,22]],"date-time":"2020-09-22T00:00:00Z","timestamp":1600732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1533644"],"award-info":[{"award-number":["1533644"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,22]]},"DOI":"10.1109\/hpec43674.2020.9286240","type":"proceedings-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T21:07:15Z","timestamp":1608671235000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Work-Efficient Parallel Algorithms for Accurate Floating-Point Prefix Sums"],"prefix":"10.1109","author":[{"given":"Sean","family":"Fraser","sequence":"first","affiliation":[]},{"given":"Helen","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Charles E.","family":"Leiserson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7903"},{"key":"ref11","article-title":"Stream reduction operations for GPGPU applications","volume":"2","author":"horn","year":"2005","journal-title":"GPU Gems"},{"journal-title":"Intel Cilk Plus Language Specification","year":"2010","key":"ref12"},{"journal-title":"Intel Corporation Intel intrinsics guide","year":"2020","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/363707.363723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"journal-title":"LLVM An Infrastructure for Multi-Stage Optimization","year":"2002","author":"lattner","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"journal-title":"Quoc-Thai V Le How Intel Advanced Vector Extensions 2 improves performance on server applications","year":"2014","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref4","first-page":"1","article-title":"Building blocks and excluded sums","volume":"38","author":"demaine","year":"2005","journal-title":"SIAM News"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref3"},{"key":"ref6","first-page":"851","article-title":"Parallel prefix sum (scan) with CUDA","volume":"39","author":"harris","year":"2007","journal-title":"GPU Gems"},{"journal-title":"Computing included and excluded sums using parallel prefix","year":"2020","author":"fraser","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/0914050"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-8659.2005.00880.x"},{"key":"ref2","article-title":"Prefix sums and their applications","author":"blelloch","year":"1990","journal-title":"Technical Report CMU -CS-90–190 School of Computer Science Carnegie Mellon University"},{"key":"ref9","article-title":"Accuracy and Stability of Numerical Algorithms","author":"higham","year":"2002","journal-title":"SIAM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/19M1257780"},{"journal-title":"MIT Supercloud","year":"2020","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3155284.3018758"},{"journal-title":"Boost Organization Boost C++ libraries Multiprecision","year":"2020","key":"ref21"},{"journal-title":"cppreference com std inclusive_scan","year":"2020","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2312005.2312018"},{"journal-title":"Summed area ripmaps GPU Technology Conference (talk)","year":"2012","author":"ziegler","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"}],"event":{"name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2020,9,22]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2020,9,24]]}},"container-title":["2020 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9285977\/9286137\/09286240.pdf?arnumber=9286240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:33:09Z","timestamp":1656343989000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9286240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,22]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpec43674.2020.9286240","relation":{},"subject":[],"published":{"date-parts":[[2020,9,22]]}}}