{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T16:47:09Z","timestamp":1745426829055},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,20]]},"DOI":"10.1109\/hpec49654.2021.9622804","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:57:36Z","timestamp":1638392256000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Sparse Deep Neural Network Acceleration on HBM-Enabled FPGA Platform"],"prefix":"10.1109","author":[{"given":"Abhishek Kumar","family":"Jain","sequence":"first","affiliation":[]},{"given":"Sharan","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Aashish","family":"Tripathi","sequence":"additional","affiliation":[]},{"given":"Dinesh","family":"Gaitonde","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2910068"},{"article-title":"7 Series FPGAs Data Sheet: Overview (DS180)","year":"2020","author":"xilinx","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912923"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"},{"key":"ref15","first-page":"1","article-title":"Elastistore: An elastic buffer architecture for network-on-chip routers","author":"seitanidis","year":"2014","journal-title":"Proceedings of the Design Automation and Test in Europe Conference (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4301-8_2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916336"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293898"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00031"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.23"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916419"}],"event":{"name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2021,9,20]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2021,9,24]]}},"container-title":["2021 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9622740\/9622741\/09622804.pdf?arnumber=9622804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:53:50Z","timestamp":1652201630000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9622804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,20]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpec49654.2021.9622804","relation":{},"subject":[],"published":{"date-parts":[[2021,9,20]]}}}