{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,29]],"date-time":"2024-09-29T04:03:32Z","timestamp":1727582612031},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,20]]},"DOI":"10.1109\/hpec49654.2021.9622809","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:57:36Z","timestamp":1638392256000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Performance of a GPU-Based Radar Processor"],"prefix":"10.1109","author":[{"given":"Mark","family":"Bolding","sequence":"first","affiliation":[{"name":"Georgia Tech Research Institute,Electro-Optical Systems Division,Atlanta,United States"}]},{"given":"Saul","family":"Crumpton","sequence":"additional","affiliation":[{"name":"Georgia Tech Research Institute,Information and Communications Laboratory,Atlanta,United States"}]},{"given":"David","family":"Ediger","sequence":"additional","affiliation":[{"name":"Georgia Tech Research Institute,Information and Communications Laboratory,Atlanta,United States"}]},{"given":"George","family":"Samo","sequence":"additional","affiliation":[{"name":"Georgia Tech Research Institute,Electro-Optical Systems Division,Atlanta,United States"}]}],"member":"263","reference":[{"volume-title":"Python Parallel Programming Cookbook","year":"2015","author":"Zaccone","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/964965.808600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.42122"},{"article-title":"Prefix Sums and Their Applications","volume-title":"Technical Report CMU-CS-90-190","author":"Blelloch","key":"ref4"},{"key":"ref5","article-title":"Chapter 39. Parallel Prefix Sum (Scan) with CUDA","author":"Nguyen","year":"2007","journal-title":"GPU Gems 3, Addison-Wesley Prof"},{"article-title":"Evaluation and Design of FFT for Distributed Accelerated Systems","volume-title":"Report number FFTECP WBS 2.3.3.09 Milestone Report ST-MS-10-1216","author":"Tomov","key":"ref6"}],"event":{"name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2021,9,20]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2021,9,24]]}},"container-title":["2021 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9622740\/9622741\/09622809.pdf?arnumber=9622809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,28]],"date-time":"2024-09-28T05:20:30Z","timestamp":1727500830000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9622809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,20]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/hpec49654.2021.9622809","relation":{},"subject":[],"published":{"date-parts":[[2021,9,20]]}}}