{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:24:16Z","timestamp":1766269456293,"version":"3.37.3"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T00:00:00Z","timestamp":1632096000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,20]]},"DOI":"10.1109\/hpec49654.2021.9622851","type":"proceedings-article","created":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T20:57:36Z","timestamp":1638392256000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA"],"prefix":"10.1109","author":[{"given":"Sasindu","family":"Wijeratne","sequence":"first","affiliation":[{"name":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,USA"}]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[{"name":"US Army Research Lab,Los Angeles,USA"}]},{"given":"Viktor","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,USA"}]}],"member":"263","reference":[{"article-title":"An effective dram cache architecture for scale-out servers","year":"2016","author":"volos","key":"ref13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.26"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI52880.2021.00020"},{"year":"0","key":"ref30","article-title":"External memory interfaces intel arria 10 fpga ip user guide"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v24i1.7519"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1345448.1345459"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v35i5.16521"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2017.2690524"},{"key":"ref17","first-page":"227","article-title":"Fpga-accelerated transactional execution of graph workloads","author":"ma","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1137\/060676489"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661185"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00033"},{"key":"ref23","article-title":"PIUMA: programmable integrated unified memory architecture","author":"aananthakrishnan","year":"2020","journal-title":"CoRR"},{"article-title":"The hardware implementation of high throughput parallel hash table on fpga using xor-based memory","year":"0","author":"zhang","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00062"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00049"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293901"},{"year":"0","key":"ref28","article-title":"Alveo u250 data center accelerator card"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286199"},{"year":"0","key":"ref29","article-title":"Ultrascale architecture-based fpgas memory ip v1.4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053619"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1186\/s12859-018-2395-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/18M1203626"},{"key":"ref4","first-page":"1051","article-title":"On the connection between learning two-layer neural networks and tensor decomposition","author":"mondelli","year":"2019","journal-title":"International Conference on Artificial Intelligence and Statistics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/19M1266265"},{"key":"ref6","first-page":"1","article-title":"Tensor decomposition for analysing time-evolving social networks: An overview","author":"fernandes","year":"2020","journal-title":"Artificial Intelligence Review"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053292"}],"event":{"name":"2021 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2021,9,20]]},"location":"Waltham, MA, USA","end":{"date-parts":[[2021,9,24]]}},"container-title":["2021 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9622740\/9622741\/09622851.pdf?arnumber=9622851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T22:14:59Z","timestamp":1697494499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9622851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,20]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpec49654.2021.9622851","relation":{},"subject":[],"published":{"date-parts":[[2021,9,20]]}}}