{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:05:16Z","timestamp":1769828716174,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T00:00:00Z","timestamp":1663545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,9,19]]},"DOI":"10.1109\/hpec55821.2022.9926347","type":"proceedings-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T01:40:48Z","timestamp":1667526048000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Optimizing open-source FPGA CAD tools"],"prefix":"10.1109","author":[{"given":"Shachi","family":"Khadilkar","sequence":"first","affiliation":[{"name":"University of Massachusetts Lowell,ECE Department,Lowell,MA,USA"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell,ECE Department,Lowell,MA,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3491236"},{"key":"ref2","article-title":"Yosys + nexpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs","author":"Shah","year":"2019","journal-title":"IEEE Field Programmable Custom Computing machines (FCCM)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2998435"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575777"},{"issue":"2","key":"ref9","first-page":"10","article-title":"Timingdriven titan: Enabling large benchmarks and exploring the gap between academic and commercial CAD","volume":"8","author":"Murray","year":"2015","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2717786"},{"key":"ref11","volume-title":"Architecture-Aware Packing and CAD Infrastructure for Field Programmable Gate Arrays","author":"Luu","year":"2014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"}],"event":{"name":"2022 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Waltham, MA, USA","start":{"date-parts":[[2022,9,19]]},"end":{"date-parts":[[2022,9,23]]}},"container-title":["2022 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9926284\/9926287\/09926347.pdf?arnumber=9926347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T06:28:23Z","timestamp":1706077703000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9926347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,19]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/hpec55821.2022.9926347","relation":{},"subject":[],"published":{"date-parts":[[2022,9,19]]}}}