{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:23:09Z","timestamp":1725700989037},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T00:00:00Z","timestamp":1695600000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001352","name":"National University of Singapore","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001352","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,25]]},"DOI":"10.1109\/hpec58863.2023.10363468","type":"proceedings-article","created":{"date-parts":[[2023,12,25]],"date-time":"2023-12-25T19:39:57Z","timestamp":1703533197000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A look into a GraphBLAS Entry Point into an LLVM Lowering Pass, with A Precision Formatting Example"],"prefix":"10.1109","author":[{"given":"Roy","family":"Gulla","sequence":"first","affiliation":[{"name":"Mesquite Gaming, LLC,IEEE Northern Nevada Chapter"}]}],"member":"263","reference":[{"journal-title":"Jean-Pierre Bit Slicing FPGA Accelerator for Quantized Neural Networks","year":"2019","author":"Wagner","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617942"},{"key":"ref3","first-page":"49","article-title":"Easy:: JIT: compiler assisted library to enable just in-time compilation in C++ codes","volume-title":"Programming\u2019 18: Companion Proceedings of the 2nd International Conference on the Art, Science, and Engineering of Programming","author":"Serge"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1201\/9781315161532"},{"journal-title":"PIUMA: Programmable Integrated Unified Memory Archi tecture","year":"2020","author":"Aananthakrishnan","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/icfpt52863.2021.9609840"},{"key":"ref7","article-title":"Vector Computation Unit in a Neural Network Processor","volume-title":"United States Patent and Trademark Office. US20160342889Al","author":"Gregory Michael","year":"2015"}],"event":{"name":"2023 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2023,9,25]]},"location":"Boston, MA, USA","end":{"date-parts":[[2023,9,29]]}},"container-title":["2023 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10363430\/10363422\/10363468.pdf?arnumber=10363468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T22:47:39Z","timestamp":1705099659000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10363468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,25]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/hpec58863.2023.10363468","relation":{},"subject":[],"published":{"date-parts":[[2023,9,25]]}}}