{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T04:08:48Z","timestamp":1743826128840,"version":"3.40.3"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T00:00:00Z","timestamp":1727049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T00:00:00Z","timestamp":1727049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,9,23]]},"DOI":"10.1109\/hpec62836.2024.10938497","type":"proceedings-article","created":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T19:07:19Z","timestamp":1743707239000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Intel Xeon Optimization for Efficient Media Workload Acceleration"],"prefix":"10.1109","author":[{"given":"Karan","family":"Puttannaiah","sequence":"first","affiliation":[{"name":"Intel Corporation,Cloud Software Development Engineer"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Poornachandran","sequence":"additional","affiliation":[{"name":"Senior Principal Engineer, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Intel\u00ae Xeon\u00ae Platinum 8352M Processor","key":"ref1"},{"volume-title":"Intel\u00ae Xeon\u00ae Gold 6438M Processor","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VCIP.2014.7051616"},{"volume-title":"DCPerf: An open source benchmark suite for hyperscale compute applications","key":"ref4"},{"volume-title":"x264 high performance H.264\/AVC encoder","year":"2006","author":"Merritt","key":"ref5"},{"key":"ref6","article-title":"Transcoding H. 264 Video via FFMPEG encoder","volume-title":"Politecnico Di Milano","author":"Hashemizadehnaeini","year":"2014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/pcs.2016.7906321"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.2569270"},{"volume-title":"Standard Performance Evaluation Corporation","key":"ref9","article-title":"SPEC CPU\u00ae 2017"},{"volume-title":"Managing Intel\u00ae Speed Select Technology (Intel\u00ae SST) Performance Profiles for Enhanced Core Configuration","key":"ref10"}],"event":{"name":"2024 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2024,9,23]]},"location":"Wakefield, MA, USA","end":{"date-parts":[[2024,9,27]]}},"container-title":["2024 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10938401\/10938415\/10938497.pdf?arnumber=10938497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T11:13:11Z","timestamp":1743765191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10938497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,23]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hpec62836.2024.10938497","relation":{},"subject":[],"published":{"date-parts":[[2024,9,23]]}}}