{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T00:09:58Z","timestamp":1760746198246,"version":"build-2065373602"},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006831","name":"United States Air Force","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006831","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,15]]},"DOI":"10.1109\/hpec67600.2025.11196225","type":"proceedings-article","created":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T17:35:37Z","timestamp":1760636137000},"page":"1-11","source":"Crossref","is-referenced-by-count":0,"title":["The NorthPole Validator: A Cycle-Accurate Simulator for HW\/SW Codesign of a Prescheduled Neural Inference Accelerator"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Andreopoulos","sequence":"first","affiliation":[{"name":"IBM Research"}]},{"given":"Michael V.","family":"Debole","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Jeffrey A.","family":"Kusnitz","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Nathaniel J.","family":"McClatchey","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Tapan K.","family":"Nayak","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Daniel F.","family":"Smith","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Brian","family":"Taba","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Filipp","family":"Akopyan","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Rathinakumar","family":"Appuswamy","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"John V.","family":"Arthur","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Andrew S.","family":"Cassidy","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Pallab","family":"Datta","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Carlos Ortega","family":"Otero","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"William P.","family":"Risk","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Jun","family":"Sawada","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Myron D.","family":"Flickner","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Dharmendra S.","family":"Modha","sequence":"additional","affiliation":[{"name":"IBM Research"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.aam9744"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.21428\/bf6fb269.1f033948"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-025-09422-z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.adh1174"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454451"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC62836.2024.10938418"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC62836.2024.10938474"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.232470"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.245964"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545662"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1837274.1837334","article-title":"Towards scalable system-level reliability analysis","volume-title":"Proceedings of the 47th Design Automation Conference","author":"Gla\u00df"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502234"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855195"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00077"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193227"},{"article-title":"Hardware\/software co-design using Ptolemy - a case study","volume-title":"Proceedings of the First Intl. Workshop on Hardware\/Software Codesign","author":"Kalavade","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227848"},{"article-title":"Verilator: An open-source SystemVerilog simulator","year":"2024","author":"Wilson","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196575"},{"key":"ref23","first-page":"404","article-title":"Architecture validation for processors","volume-title":"Proceedings 22nd Annual International Symposium on Computer Architecture","author":"Ho"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597243"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275247"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/511399.511349"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1145\/2024724.2024954","article-title":"Marss: A full system simulator for multicore x86 cpus","volume-title":"Design Automation Conference (DAC)","author":"Patel"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.34"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751883"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322230"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3729169"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358307"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/b117047"},{"key":"ref42","article-title":"Communication with automata","volume-title":"Tech. Rep. RADC-TR-65-377","author":"Petri","year":"1966"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/356698.356702"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5537-7"}],"event":{"name":"2025 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2025,9,15]]},"location":"Wakefield, MA, USA","end":{"date-parts":[[2025,9,19]]}},"container-title":["2025 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11196085\/11196088\/11196225.pdf?arnumber=11196225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T04:44:18Z","timestamp":1760676258000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11196225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,15]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/hpec67600.2025.11196225","relation":{},"subject":[],"published":{"date-parts":[[2025,9,15]]}}}