{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:39:23Z","timestamp":1776530363674,"version":"3.51.2"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,15]]},"DOI":"10.1109\/hpec67600.2025.11196456","type":"proceedings-article","created":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T17:35:37Z","timestamp":1760636137000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Comparative Analysis of RISC-V Softcore and Hardcore Processors for Space Computing"],"prefix":"10.1109","author":[{"given":"Ni Nyoman Dhinar","family":"Gayatri","sequence":"first","affiliation":[{"name":"University of Pittsburgh,NSF Center for Space, High-Performance, and Resilient Computing (SHREC),Pittsburgh,PA,USA"}]},{"given":"Alan D.","family":"George","sequence":"additional","affiliation":[{"name":"University of Pittsburgh,NSF Center for Space, High-Performance, and Resilient Computing (SHREC),Pittsburgh,PA,USA"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Arm cortex-a9 mpcore technical reference manual"},{"key":"ref2","article-title":"Polarfire soc icicle kit","year":"2020"},{"key":"ref3","article-title":"Polarfire\u00ae soc product overview"},{"key":"ref4","article-title":"Microblaze processor reference guide"},{"key":"ref5","article-title":"Microblaze v processor reference guide"},{"key":"ref6","article-title":"Pynq-z2 reference manual v1.0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010621"},{"key":"ref8","article-title":"Dhrystone benchmark","author":"Weiss"},{"key":"ref9","volume-title":"Embedded Microprocessor Benchmark Consortium"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AERO55745.2023.10115850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843032"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SCC49971.2021.00013"},{"key":"ref13","article-title":"Microblaze v processor embedded design user guide"},{"key":"ref14","article-title":"Microblaze processor embedded design user guide"},{"key":"ref15","article-title":"Polarfire\u00ae soc cpu performance benchmarking"},{"key":"ref16","article-title":"Dhrystone benchmarking for arm cortex processors","year":"2011"}],"event":{"name":"2025 IEEE High Performance Extreme Computing Conference (HPEC)","location":"Wakefield, MA, USA","start":{"date-parts":[[2025,9,15]]},"end":{"date-parts":[[2025,9,19]]}},"container-title":["2025 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11196085\/11196088\/11196456.pdf?arnumber=11196456","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T04:48:18Z","timestamp":1760676498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11196456\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,15]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpec67600.2025.11196456","relation":{},"subject":[],"published":{"date-parts":[[2025,9,15]]}}}