{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T05:11:03Z","timestamp":1760677863220,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T00:00:00Z","timestamp":1757894400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,15]]},"DOI":"10.1109\/hpec67600.2025.11196657","type":"proceedings-article","created":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T17:35:37Z","timestamp":1760636137000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I"],"prefix":"10.1109","author":[{"given":"Faizan A.","family":"Khattak","sequence":"first","affiliation":[{"name":"University of Leeds,School of Computer Science,Leeds,UK"}]},{"given":"Mantas","family":"Mikaitis","sequence":"additional","affiliation":[{"name":"University of Leeds,School of Computer Science,Leeds,UK"}]}],"member":"263","reference":[{"year":"2025","key":"ref1","article-title":"NVIDIA Blackwell architecture technical brief"},{"year":"2025","key":"ref2","article-title":"Datasheet: AMD instrinct MI355X GPU"},{"volume-title":"IEEE Standard for Floating-Point Arithmetic, IEEE Std 754-2019 (revision of IEEE Std 754-2008)","year":"2019","key":"ref3"},{"article-title":"Interim report on binary floating-point formats for machine learning","year":"2025","author":"Group","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00031"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid59990.2024.00014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-93706-4_21"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1137\/19M1289546"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3371783"},{"article-title":"Artifact for FTTN","year":"2024","author":"Li","key":"ref11"},{"year":"2018","key":"ref12","article-title":"BFLOAT16\u2014hardware numerics definition"},{"first-page":"vi+76","article-title":"NVIDIA A100 tensor core GPU architecture","year":"2020","key":"ref13"},{"year":"2025","key":"ref14","article-title":"CUDA C++ programming guide"}],"event":{"name":"2025 IEEE High Performance Extreme Computing Conference (HPEC)","start":{"date-parts":[[2025,9,15]]},"location":"Wakefield, MA, USA","end":{"date-parts":[[2025,9,19]]}},"container-title":["2025 IEEE High Performance Extreme Computing Conference (HPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11196085\/11196088\/11196657.pdf?arnumber=11196657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T04:49:13Z","timestamp":1760676553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11196657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,15]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/hpec67600.2025.11196657","relation":{},"subject":[],"published":{"date-parts":[[2025,9,15]]}}}