{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:39Z","timestamp":1761662979501,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/hpsr.2011.5986014","type":"proceedings-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T15:28:19Z","timestamp":1313508499000},"page":"121-125","source":"Crossref","is-referenced-by-count":13,"title":["Memory-memory-memory Clos-network packet switches with in-sequence service"],"prefix":"10.1109","author":[{"given":"Ziqian","family":"Dong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Rojas-Cessa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiji","family":"Oki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.2677"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2006.134"},{"key":"16","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/49.12886","article-title":"Queuing in high-performance packetswitching","volume":"6","author":"hluchyj","year":"1998","journal-title":"IEEE J Select Areas Commun"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1312666"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2005.1503232"},{"key":"11","first-page":"239","article-title":"Static round-robin dispatching schemes for Clos-network switches","author":"pun","year":"2002","journal-title":"Proc IEEE Workshop on High Performance Switching and Routing"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2007.04.005"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2011.040111.100256"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2001.923655"},{"key":"1","first-page":"310","article-title":"A high-speed ATM switch with input and cross-point buffers","volume":"e76","author":"doi","year":"1993","journal-title":"IEICE Trans Commun"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2002.804823"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1996.497904"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1235594"},{"key":"5","article-title":"Distro: A distributed static round-robin scheduling algorithm for bufferless clos-network switches","volume":"3","author":"pun","year":"2002","journal-title":"IEEE GLOBECOM"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"key":"9","first-page":"1031","article-title":"Space-memory-memory architecture for clos-network packet switches","volume":"2","author":"li","year":"2005","journal-title":"IEEE International Conference on Communications"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.1997.642833"}],"event":{"name":"2011 IEEE 12th International Conference on High Performance Switching and Routing (HPSR)","start":{"date-parts":[[2011,7,4]]},"location":"Cartagena, Spain","end":{"date-parts":[[2011,7,6]]}},"container-title":["2011 IEEE 12th International Conference on High Performance Switching and Routing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5976787\/5985993\/05986014.pdf?arnumber=5986014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T00:48:27Z","timestamp":1497919707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5986014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/hpsr.2011.5986014","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}