{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:10:47Z","timestamp":1729620647917,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/hpsr.2013.6602287","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T22:06:51Z","timestamp":1380146811000},"page":"35-42","source":"Crossref","is-referenced-by-count":1,"title":["A low power and delay multi-protocol switch with IO and network virtualization"],"prefix":"10.1109","author":[{"given":"Haojun","family":"Luo","sequence":"first","affiliation":[]},{"given":"Joseph Y.","family":"Hui","sequence":"additional","affiliation":[]},{"given":"Ayman G.","family":"Fayoumi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/49.898749"},{"journal-title":"Pci Express-based Ethernet Switch","year":"2011","author":"chen","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.1997.642833"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"journal-title":"Terabit Ethernet","year":"2009","author":"sahasrabudhe","key":"15"},{"journal-title":"Design of a Switching System for 10gbase-t Ethernet","year":"2011","author":"luo","key":"16"},{"article-title":"Time-space carrier sense multiple access","year":"2011","author":"hui","key":"13"},{"article-title":"Control architecture and implementation for switches with carrier sensing","year":"2011","author":"hui","key":"14"},{"journal-title":"8-lane 5-port PCI Express Gen 2 Switch","year":"2009","key":"11"},{"journal-title":"PCI Express Base Specification Revision 2 0","year":"2007","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2001.936283"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/40.566194"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095897"},{"key":"25","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/VLSIC.1999.797221","article-title":"A 50 gb\/s 32 times;32 cmos crossbar chip using asymmetric serial links","author":"chang","year":"1999","journal-title":"VLSI Circuits 1999 Digest of Technical Papers 1999 Symposium on"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1999.829968"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/26.380148"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1996.551961"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1992.223031"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.362"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SKG.2012.29"},{"journal-title":"96-lane 24-port PCI Express Gen 2 Switch","year":"2009","key":"10"},{"journal-title":"PCI System Architecture","year":"1999","author":"shanley","key":"1"},{"key":"30","article-title":"A 2 gb\/s 256*256 cmos crossbar switch fabric core design using pipelined mux","volume":"2","author":"wu","year":"2002","journal-title":"Circuits and Systems 2002 ISCAS 2002 IEEE International Symposium on"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICRTIT.2011.5972328"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2005.854128"},{"journal-title":"Quartus II Development Software Handbook","year":"2012","key":"32"},{"journal-title":"iSCSI The Universal Storage Connection","year":"2003","author":"hufferd","key":"5"},{"journal-title":"Pcie 3 0\/2 0\/1 1 All-in-one (Xpressrich3)","year":"2012","key":"31"},{"article-title":"Virtualization of a host computers native i\/o system architecture","year":"2010","author":"hui","key":"4"},{"journal-title":"64-lane 16-port PCIe Gen 2 System Interconnect Switch","year":"2008","key":"9"},{"journal-title":"PCI-SIG Annouces PCI Express 4 0 Evolution to 16GT\/s Twice Then Throughput of PCI Express 3 0 Technology","year":"2011","key":"8"}],"event":{"name":"2013 IEEE 14th International Conference on High Performance Switching and Routing (HPSR)","start":{"date-parts":[[2013,7,8]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2013,7,11]]}},"container-title":["2013 IEEE 14th International Conference on High Performance Switching and Routing (HPSR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589041\/6602277\/06602287.pdf?arnumber=6602287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:34:42Z","timestamp":1498084482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6602287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpsr.2013.6602287","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}