{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:30:04Z","timestamp":1729672204266,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/hpsr.2016.7525659","type":"proceedings-article","created":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T16:21:05Z","timestamp":1470068465000},"page":"148-154","source":"Crossref","is-referenced-by-count":2,"title":["On-chip order-exploiting routing table minimization for a multicast supercomputer network"],"prefix":"10.1109","author":[{"given":"Andrew","family":"Mundy","sequence":"first","affiliation":[]},{"given":"Jonathan","family":"Heathcote","sequence":"additional","affiliation":[]},{"given":"Jim D.","family":"Garside","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.988690"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/PL00007964"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume":"2","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252635"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.01.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1988.23925"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1145\/775832.775918","article-title":"On-chip logic minimization","author":"lysecky","year":"2003","journal-title":"Design Automation Conference 2003 Proceedings"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"}],"event":{"name":"2016 IEEE 17th International Conference on High Performance Switching and Routing (HPSR)","start":{"date-parts":[[2016,6,14]]},"location":"Yokohama, Japan","end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE 17th International Conference on High Performance Switching and Routing (HPSR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7514164\/7525624\/07525659.pdf?arnumber=7525659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:41:46Z","timestamp":1498318906000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7525659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/hpsr.2016.7525659","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}