{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:32:44Z","timestamp":1729675964423,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/hpsr.2016.7525660","type":"proceedings-article","created":{"date-parts":[[2016,8,1]],"date-time":"2016-08-01T20:21:05Z","timestamp":1470082865000},"page":"155-161","source":"Crossref","is-referenced-by-count":0,"title":["Providing performance guarantees in data center network switching fabrics"],"prefix":"10.1109","author":[{"given":"Fadoua","family":"Hassen","sequence":"first","affiliation":[]},{"given":"Lotfi","family":"Mhamdi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.7.1.76-84"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"ref12","first-page":"652","article-title":"Dimensioning an ATM switch based on a three-stage Clos Interconnection Network","volume":"50","author":"beylot","year":"1995","journal-title":"Annales des Télécommunications"},{"key":"ref13","article-title":"Computer communication networks: Analysis and design","author":"gebali","year":"2005","journal-title":"Northstar Digital Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15657-6"},{"key":"ref15","article-title":"Performance modeling of blocking probability in multihop wireless networks","volume":"4","author":"ekpenyong","year":"2011","journal-title":"J Appl Sci Eng Technol"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7510713"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2002.804823"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SARNOF.2011.5876437"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.48863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2015.7069360"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72685-2_23"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2015.7414039"},{"key":"ref8","first-page":"615","article-title":"Analytical modeling and evaluation of Network-on-Cchip architectures","author":"suboh","year":"2010","journal-title":"HPCS conf IEEE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.211"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.1997.642833"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558403"}],"event":{"name":"2016 IEEE 17th International Conference on High Performance Switching and Routing (HPSR)","start":{"date-parts":[[2016,6,14]]},"location":"Yokohama, Japan","end":{"date-parts":[[2016,6,17]]}},"container-title":["2016 IEEE 17th International Conference on High Performance Switching and Routing (HPSR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7514164\/7525624\/07525660.pdf?arnumber=7525660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T00:54:55Z","timestamp":1475196895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7525660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/hpsr.2016.7525660","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}