{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T20:24:10Z","timestamp":1774556650449,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,7]],"date-time":"2021-06-07T00:00:00Z","timestamp":1623024000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,7]],"date-time":"2021-06-07T00:00:00Z","timestamp":1623024000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,7]]},"DOI":"10.1109\/hpsr52026.2021.9481796","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T16:47:56Z","timestamp":1629823676000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Energy Efficient and High Performance Modified Mesh based 2-D NoC Architecture"],"prefix":"10.1109","author":[{"given":"B. Naresh","family":"Kumar Reddy","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi,Department of Electrical Engineering,New Delhi,India"}]},{"given":"Subrat","family":"Kar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi,Department of Electrical Engineering,New Delhi,India"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2018EDL8208"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2778340"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116493"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-016-1746-3"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2018.10.008","article-title":"Energy efficient heuristic application mapping for 2-D mesh-based network-on-chip","volume":"64","author":"sharma","year":"2019","journal-title":"Microprocessors and Microsystems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2015.7251084"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2017.08.004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.09.010"},{"key":"ref19","article-title":"An energy-efficient faultaware core mapping in mesh-based network on chip systems","author":"reddy beechu","year":"2018","journal-title":"Journal of Network and Computer Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.80"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136487","article-title":"A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Net-works","author":"kim","year":"2006","journal-title":"Proceedings of the 33rd International Symposium on Computer Architecture"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/s11277-017-5061-y","article-title":"Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures","volume":"100","author":"reddy","year":"2018","journal-title":"Wireless Personal Communications"},{"key":"ref5","first-page":"631","article-title":"An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)","volume":"892","author":"kumar reddy","year":"2019","journal-title":"VDAT CCIS"},{"key":"ref8","first-page":"1","article-title":"Exact Formulas for Fault Aware Core Mapping on NoC Reliability","author":"kumar","year":"2020","journal-title":"2020 IEEE 17th India Council International Conference (INDICON)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11235-017-0412-2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227283"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","article-title":"Energy-Efficient Scheduling of Real-Time Tasks in Reconfigurable Homogeneous Multi core Platforms","author":"gammoudi","year":"2018","journal-title":"IEEE Transactions on Systems Man and Cybernetics Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IC4.2015.7375574"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2016.7839082"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10772-019-09636-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"}],"event":{"name":"2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)","location":"Paris, France","start":{"date-parts":[[2021,6,7]]},"end":{"date-parts":[[2021,6,10]]}},"container-title":["2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9481789\/9481790\/09481796.pdf?arnumber=9481796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:11:34Z","timestamp":1756235494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9481796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,7]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hpsr52026.2021.9481796","relation":{},"subject":[],"published":{"date-parts":[[2021,6,7]]}}}