{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:07Z","timestamp":1747807927240},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/hst.2010.5513113","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T13:51:20Z","timestamp":1279893080000},"page":"52-55","source":"Crossref","is-referenced-by-count":4,"title":["ExCCel: Exploration of complementary cells for efficient DPA attack resistivity"],"prefix":"10.1109","author":[{"given":"Kazuyuki","family":"Tanimura","sequence":"first","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Low overhead DPA countermeasure using ExCCel (exploration of complementary cells)","author":"tanimura","year":"2010","journal-title":"Tech Rep CECS TR 10-04"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855939"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.44"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.113"},{"key":"ref13","first-page":"125","article-title":"Securing encryption algorithms against DPA at the logic level: Next generation smart card technology","author":"tiri","year":"2003","journal-title":"Proc CHES"},{"key":"ref14","first-page":"179","article-title":"Charge recycling sense amplifier based logic: securing low power security ICs against DPA","author":"tiri","year":"2004","journal-title":"Proc ESSCIRC"},{"key":"ref15","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393990"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269113"},{"key":"ref18","first-page":"95","article-title":"Masking and dual-rail logic don't add up","author":"schaumont","year":"2007","journal-title":"Proc CHES"},{"key":"ref19","first-page":"172","article-title":"Masked dual-rail pre-charge logic: DPA-resistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc CHES"},{"year":"0","key":"ref28","article-title":"Ruby programing language"},{"key":"ref4","first-page":"309","article-title":"An implementation of DES and AES, secure against some attacks","author":"akkar","year":"2001","journal-title":"Proc CHES"},{"key":"ref27","first-page":"239","article-title":"A compact rijndael hardware architecture with S-Box optimization","author":"satoh","year":"2001","journal-title":"Proc ASIACRYPT"},{"key":"ref3","first-page":"198","article-title":"Multiplicative masking and power analysis of AES","author":"golic","year":"2003","journal-title":"Proc CHES"},{"key":"ref6","first-page":"231","article-title":"On boolean and arithmetic masking against differential power analysis","author":"coron","year":"2000","journal-title":"Proc CHES"},{"year":"0","key":"ref29","article-title":"Numerical ruby narray"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878344"},{"key":"ref8","first-page":"354","article-title":"Prototype ic with wddl and differential routing - DPA resistance assessment","author":"tiri","year":"2005","journal-title":"Proc CHES"},{"key":"ref7","first-page":"222","article-title":"A side-channel leakage free coprocessor IC in 0.18um CMOS for embedded AES-based cryptographic and biometric processing","author":"tiri","year":"2005","journal-title":"Proc DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278606"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref1","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"ref20","first-page":"189","article-title":"A design methodology for a DPA-resistant cryptographic LSI with RSL techniques","author":"saeki","year":"2009","journal-title":"Proc CHES"},{"key":"ref22","first-page":"172","article-title":"An optimized S-Box circuit architecture for low power AES design","author":"morioka","year":"2002","journal-title":"Proc CHES"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810299"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.213"},{"key":"ref25","first-page":"17","article-title":"Investigations of power analysis attacks on smartcards","author":"messerges","year":"1999","journal-title":"Proc USENIX Workshop on Smartcard Technology"}],"event":{"name":"2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","start":{"date-parts":[[2010,6,13]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,14]]}},"container-title":["2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5507538\/5513098\/05513113.pdf?arnumber=5513113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:43:14Z","timestamp":1489869794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5513113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hst.2010.5513113","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}