{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T02:46:08Z","timestamp":1761965168789,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/hst.2011.5955002","type":"proceedings-article","created":{"date-parts":[[2011,7,20]],"date-time":"2011-07-20T16:53:14Z","timestamp":1311180794000},"page":"87-92","source":"Crossref","is-referenced-by-count":9,"title":["A fast power current analysis methodology using capacitor charging model for side channel attack evaluation"],"prefix":"10.1109","author":[{"given":"Daisuke","family":"Fujimoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Nagata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshihiro","family":"Katashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akihiko","family":"Sasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohei","family":"Hori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"article-title":"Power Analysis Attacks","year":"2007","author":"mangard","key":"ref3"},{"key":"ref10","first-page":"820","article-title":"Modeling of power noise generation in standard-cell based CMOS digital circuits","volume":"e 93a","author":"matsuno","year":"2009","journal-title":"IEICE Trans Fundamentals"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285753"},{"year":"0","key":"ref11","article-title":"Standard Cryptographic LSI Specification"},{"key":"ref5","first-page":"45","article-title":"Evaluation of Power Estimation Methods Based on Logic Simulations","author":"kirschbaum","year":"2007","journal-title":"Proceedings Austrochip 2007"},{"year":"0","key":"ref12","article-title":"Side-channel Attack Standard Evaluation BOard (SASEBO)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012822"},{"key":"ref2","article-title":"Correlation Power Analysis with a Leakage Model","volume":"3156","author":"brier","year":"2004","journal-title":"CHES 2004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.910494"},{"key":"ref1","first-page":"388","article-title":"Differential power Analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"CRYPTO 1999"}],"event":{"name":"2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","start":{"date-parts":[[2011,6,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2011,6,6]]}},"container-title":["2011 IEEE International Symposium on Hardware-Oriented Security and Trust"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5946040\/5954984\/05955002.pdf?arnumber=5955002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:44:07Z","timestamp":1490082247000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5955002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/hst.2011.5955002","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}