{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:39:41Z","timestamp":1761647981102,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/hst.2012.6224315","type":"proceedings-article","created":{"date-parts":[[2012,7,9]],"date-time":"2012-07-09T19:35:17Z","timestamp":1341862517000},"page":"31-36","source":"Crossref","is-referenced-by-count":18,"title":["SDMLp: On the use of complementary Pass transistor Logic for design of DPA resistant circuits"],"prefix":"10.1109","author":[{"given":"Lakshmi Narasimhan","family":"Ramakrishnan","sequence":"first","affiliation":[{"name":"Synopsys"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj","family":"Chakkaravarthy","sequence":"additional","affiliation":[{"name":"Intel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antarpreet Singh","family":"Manchanda","sequence":"additional","affiliation":[{"name":"NVIDIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Borowczak","sequence":"additional","affiliation":[{"name":"Digital Design Environments Lab, School of Electronics and Computing Systems, University of Cincinnati, Cincinnati, Ohio 45221-0030"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"Digital Design Environments Lab, School of Electronics and Computing Systems, University of Cincinnati, Cincinnati, Ohio 45221-0030"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_4"},{"key":"ref2","first-page":"104","article-title":"Timing attacks on implementations of diffie-heIlman, rsa, dss, and other systems","volume-title":"Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology","author":"Kocher","year":"1996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_20"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.241"},{"issue":"1","key":"ref5","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1093\/ietfec\/e90-a.1.160","article-title":"Random switching logic: A new countermeasure against dpa and second-order dpa at the logic level","volume":"E90-A","author":"Suzuki","year":"2007","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)","year":"2007","author":"Mangard","key":"ref7"},{"key":"ref8","first-page":"403","author":"Tiri","year":"2002","journal-title":"A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402463"},{"key":"ref11","article-title":"Digital Integrated Circuits: A Design Perspective","volume-title":"ser. Prentice Hall electronics and VLSI series","author":"Rabaey","year":"1996"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.49"},{"key":"ref13","article-title":"Smart card research and advanced applications: 7th IFIP WG 8.8\/11.2 International Conference, CARDIS 2006","volume-title":"proceedings, ser. Lecture notes in computer science","author":"Domingo-Ferrer","year":"2006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342508"},{"author":"Somenzi","key":"ref15","article-title":"Cudd: Cu decision diagram package"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tc.1986.1676819"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"ref18","first-page":"46","article-title":"Data encryp\u2013tion standard","volume-title":"U. D. of Commerce and NIST","year":"1999"},{"key":"ref19","article-title":"Power analysis attacks :: A weakness in cryptographic smart cards and microprocessors","volume-title":"Master\u2019s thesis, Bachelor of Computer Engineering and Bachelor of Commerce","author":"Junee","year":"2002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513113"}],"event":{"name":"2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","start":{"date-parts":[[2012,6,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2012,6,4]]}},"container-title":["2012 IEEE International Symposium on Hardware-Oriented Security and Trust"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6218991\/6224308\/06224315.pdf?arnumber=6224315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:57:56Z","timestamp":1747807076000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6224315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/hst.2012.6224315","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}