{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T13:20:29Z","timestamp":1780406429786,"version":"3.54.1"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/hst.2012.6224318","type":"proceedings-article","created":{"date-parts":[[2012,7,9]],"date-time":"2012-07-09T19:35:17Z","timestamp":1341862517000},"page":"49-54","source":"Crossref","is-referenced-by-count":35,"title":["Evaluating security requirements in a general-purpose processor by combining assertion checkers with code coverage"],"prefix":"10.1109","author":[{"given":"Michael","family":"Bilzor","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ted","family":"Huffmire","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cynthia","family":"Irvine","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tim","family":"Levin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","author":"fajardo","year":"2010","journal-title":"Minimal OpenRISC System on Chip User Manual Open-Cores org"},{"key":"17","year":"2011","journal-title":"Graphviz Organization"},{"key":"18","year":"2011","journal-title":"Open Cores Foundation"},{"key":"15","author":"baez","year":"2011"},{"key":"16","author":"findenig","year":"2007","journal-title":"Behavioral Synthesis of PSL Assertions"},{"key":"13","author":"eisner","year":"2006","journal-title":"A Practical Introduction to PSL"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2006.319966"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"12","first-page":"1","year":"2010","journal-title":"Standard 1850-2010 for the Property Specification Language (PSL)"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049150"},{"key":"20","year":"2010","journal-title":"MIPS Architecture for Programmers IIII"},{"key":"22","author":"bilzor","year":"2011","journal-title":"Defining and Enforcing Hardware Security Requirements"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1558607.1558671"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954988"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"key":"27","first-page":"396","article-title":"MERO: A statistical approach for hardware trojan detection","author":"chakraborty","year":"2009","journal-title":"Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems Ser CHES '09"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513114"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.19"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"2","first-page":"1","article-title":"Designing and implementing malicious hardware","author":"king","year":"2008","journal-title":"Proceedings of the 1st USENIX Workshop on Large-Scale Exploits and Emergent Threats"},{"key":"10","author":"iman","year":"2010","journal-title":"Step-by-step functional verification with SystemVerilog and OVM"},{"key":"1","article-title":"Report of the defense science board task force on high performance microchip supply","year":"2005","journal-title":"Tech Rep"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.27"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"6","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Hardware-Oriented Security and Trust IEEE International Workshop on"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559037"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224971"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559039"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/353323.353382"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954992"}],"event":{"name":"2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","location":"San Francisco, CA, USA","start":{"date-parts":[[2012,6,3]]},"end":{"date-parts":[[2012,6,4]]}},"container-title":["2012 IEEE International Symposium on Hardware-Oriented Security and Trust"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6218991\/6224308\/06224318.pdf?arnumber=6224318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:11:19Z","timestamp":1490123479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6224318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hst.2012.6224318","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}