{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:46:26Z","timestamp":1729626386818,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/hst.2015.7140239","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:21:33Z","timestamp":1436203293000},"page":"68-71","source":"Crossref","is-referenced-by-count":8,"title":["Power analysis of the t-private logic style for FPGAs"],"prefix":"10.1109","author":[{"given":"Zachary N.","family":"Goddard","sequence":"first","affiliation":[]},{"given":"Nicholas","family":"LaJeunesse","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_6"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1007\/978-3-319-06734-6_17","article-title":"A More Efficient AES Threshold Implementation","volume":"8469","author":"bilgin","year":"2014","journal-title":"Progress in Cryptology-AFRICACRYPT 2014"},{"key":"ref6","first-page":"135","article-title":"Correlation Power Analysis with a Leakage Model","volume":"3156","author":"brier","year":"2004","journal-title":"Cryptographic Hardware and Embedded Systems-CHES 2004"},{"key":"ref5","first-page":"580","article-title":"Gate-Level Masking under a Path-Based Leakage Metric","volume":"8731","author":"leiserson","year":"2014","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2014"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45146-4_27","article-title":"Private circuits: Securing hardware against probing attacks","author":"ishai","year":"2003","journal-title":"Advances in Cryptology-CRYPTO 2003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224321"}],"event":{"name":"2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2015,5,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2015,5,7]]}},"container-title":["2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7119893\/7140225\/07140239.pdf?arnumber=7140239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T11:12:18Z","timestamp":1498216338000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7140239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/hst.2015.7140239","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}