{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T08:29:58Z","timestamp":1779352198273,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/hst.2015.7140240","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:21:33Z","timestamp":1436203293000},"page":"72-77","source":"Crossref","is-referenced-by-count":22,"title":["TVVF: Estimating the vulnerability of hardware cryptosystems against timing violation attacks"],"prefix":"10.1109","author":[{"given":"Bilgiday","family":"Yuce","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nahid Farhady","family":"Ghalaty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Schaumont","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref11","first-page":"172","article-title":"An optimized s-box circuit architecture for low power AES design","author":"morioka","year":"2003","journal-title":"Proc Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1007\/978-3-642-30436-1_24","article-title":"A small depth-16 circuit for the AES s-box","author":"boyar","year":"2012","journal-title":"Information Security and Privacy Research"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref15","first-page":"1","article-title":"Analyzing and eliminating the causes of fault sensitivity analysis","author":"farhady ghalaty","year":"2014","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261389"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378198"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","article-title":"Differential fault analysis of secret key cryptosystems","author":"biham","year":"1997","journal-title":"Proc of Advances in Cryptology (CRYPTO)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5225057"},{"key":"ref6","first-page":"34","article-title":"Differential fault intensity analysis","author":"farhady ghalaty","year":"2014","journal-title":"Proc Workshop Fault Diagnosis and Tolerance in Cryptography (FDTC '07)"},{"key":"ref5","first-page":"320","article-title":"Fault sensitivity analysis","author":"li","year":"2010","journal-title":"Proc Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862424"},{"key":"ref7","article-title":"Investigation of timing constraints violation as a fault injection means","author":"zussa","year":"2012","journal-title":"Proc Integrated Circuits and Systems Design"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1007\/978-3-642-21040-2_15","article-title":"Differential fault analysis of the advanced encryption standard using a single fault","volume":"6633","author":"tunstall","year":"2011","journal-title":"Information Security Theory and Practice Security and Privacy of Mobile Devices in Wireless Communication"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_4"}],"event":{"name":"2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Washington, DC, USA","start":{"date-parts":[[2015,5,5]]},"end":{"date-parts":[[2015,5,7]]}},"container-title":["2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7119893\/7140225\/07140240.pdf?arnumber=7140240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T21:26:27Z","timestamp":1566941187000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7140240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/hst.2015.7140240","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}