{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T05:07:06Z","timestamp":1748668026084},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/hst.2015.7140250","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:21:33Z","timestamp":1436203293000},"page":"124-129","source":"Crossref","is-referenced-by-count":5,"title":["Simulation and analysis of negative-bias temperature instability aging on power analysis attacks"],"prefix":"10.1109","author":[{"given":"Xiaofei","family":"Guo","sequence":"first","affiliation":[]},{"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[]},{"given":"Chenglu","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref11","first-page":"16","article-title":"Correlation Power Analysis with a Leakage Model","author":"brier","year":"2004","journal-title":"Proc CHES"},{"key":"ref12","first-page":"426","article-title":"Mutual information analysis","author":"gierlichs","year":"2008","journal-title":"Proc CHES"},{"key":"ref13","first-page":"13","article-title":"Template attacks","author":"chari","year":"2003","journal-title":"Proc CHES"},{"key":"ref14","first-page":"242","article-title":"Dual-rail random switching logic: A countermeasure to reduce side channel leakage","author":"chen","year":"2006","journal-title":"Proc CHES"},{"key":"ref15","article-title":"Combinational logic design for aes subbyte transformation on masked data","author":"trichina","year":"2003","journal-title":"Cryptology EPrint Archive Report 2003\/216"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref17","first-page":"172","article-title":"Masked dual-rail pre-charge logic: Dpa-resistance without routing constraints","author":"popp","year":"2005","journal-title":"Proc CHES"},{"key":"ref18","first-page":"81","article-title":"Evaluation of the masked logic style mdpl on a prototype chip","author":"popp","year":"2007","journal-title":"Proc CHES"},{"key":"ref19","first-page":"351","article-title":"Side-channel leakage of masked cmos gates","author":"mangard","year":"2005","journal-title":"Proc CT-RSA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.49"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629977"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.893809"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315337"},{"key":"ref9","first-page":"109","article-title":"A formal study of power variability issues and side-channel attacks for nanoscale devices","author":"renauld","year":"2011","journal-title":"Proc Eurocrypt?96"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.49"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160375"},{"journal-title":"I 29192-2 2012","article-title":"Information technology-security techniques-lightweight cryptography","year":"2012","key":"ref24"},{"key":"ref23","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Proc CHES"}],"event":{"name":"2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2015,5,5]]},"location":"Washington, DC, USA","end":{"date-parts":[[2015,5,7]]}},"container-title":["2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7119893\/7140225\/07140250.pdf?arnumber=7140250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:30:21Z","timestamp":1490365821000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7140250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/hst.2015.7140250","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}