{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T05:44:41Z","timestamp":1748583881227},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/hst.2017.7951806","type":"proceedings-article","created":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:30:01Z","timestamp":1497889801000},"page":"101-105","source":"Crossref","is-referenced-by-count":4,"title":["Challenging on-chip SRAM security with boot-state statistics"],"prefix":"10.1109","author":[{"given":"Joseph","family":"McMahan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weilong","family":"Cui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeff","family":"Heckey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665740"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14623-7_19"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03356-8_1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_17"},{"key":"ref15","article-title":"Transistor aging","author":"keane","year":"2011","journal-title":"IEEE Spectrum"},{"key":"ref16","first-page":"361","article-title":"Flipping bits in memory without accessing them: An experimental study of dram disturbance errors","author":"kim","year":"2014","journal-title":"ISCA"},{"key":"ref17","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Advances in Cryptology"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_15"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_7"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2011","author":"weste","key":"ref28"},{"key":"ref4","article-title":"Shredding your garbage: reducing data lifetime through secure deallocation","author":"chow","year":"2005","journal-title":"Usenix Security"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"ref3","article-title":"Cache-timing attacks on AES","author":"bernstein","year":"2005","journal-title":"Revised version of earlier 2004-11 version"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346295"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/635508.605429"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.26"},{"key":"ref8","article-title":"Secure Deletion of Data from Magnetic and Solid-State Memory","author":"gutmann","year":"1996","journal-title":"Usenix Security"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21"},{"key":"ref2","article-title":"Low Cost Attacks on Tamper Resistant Devices","author":"anderson","year":"1997","journal-title":"Proc Security Protocols Workshop"},{"key":"ref9","article-title":"Data remanence in semiconductor devices","author":"gutmann","year":"2001","journal-title":"Usenix Security"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_24"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref21","article-title":"TARDIS: Time and Remanence Decay in SRAM to Implement Secure Protocols on Embedded Devices without Clocks","author":"rahmati","year":"2012","journal-title":"Usenix Security"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/12.752660"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253207"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337174"}],"event":{"name":"2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2017,5,1]]},"location":"Mclean, VA, USA","end":{"date-parts":[[2017,5,5]]}},"container-title":["2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7940186\/7951727\/07951806.pdf?arnumber=7951806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:34:45Z","timestamp":1506980085000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7951806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hst.2017.7951806","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}