{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:40:24Z","timestamp":1780501224739,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/hst.2018.8383900","type":"proceedings-article","created":{"date-parts":[[2018,6,14]],"date-time":"2018-06-14T23:36:11Z","timestamp":1529019371000},"page":"126-133","source":"Crossref","is-referenced-by-count":40,"title":["Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Robert","family":"Hesselbarth","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Applied and Integrated Security (AISEC), Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Wilde","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chongyan","family":"Gu","sequence":"additional","affiliation":[{"name":"Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Neil","family":"Hanley","sequence":"additional","affiliation":[{"name":"Center for Secure Information Technologies (CSIT), Queen's University Belfast, Belfast, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.21"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.342"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography1010008"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_17"},{"key":"ref18","article-title":"Recombination of physical unclonable functions","author":"yu","year":"2010","journal-title":"The 35th Annual GOMACTech Conference"},{"key":"ref19","article-title":"Xilinx","year":"2016","journal-title":"7 Series FPGAs Configurable Logic Block-UG474 (v1 8)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","article-title":"Intrinsic-ID","year":"0","journal-title":"SRAM PUF-The secure silicon fingerprint"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08593-7_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref9","article-title":"A comparative analysis of delay based PUF implementations on FPGA","author":"morozov","year":"2009","journal-title":"Cryptology ePrint Archive Report 2009\/629"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_18"},{"key":"ref20","author":"yu","year":"2014","journal-title":"MicroBlaze Processor Reference Guide-UG984 (v2014 1)"},{"key":"ref22","author":"gu","year":"2015","journal-title":"Sparks Deliverable 4 2 PUF enhanced smart meter hardware architecture and an authentication\/key management deployment architecture (interim)"},{"key":"ref21","article-title":"Digilent","year":"0","journal-title":"Basys 3 Artix-7 FPGA Trainer Board"},{"key":"ref24","article-title":"Xilinx","year":"2017","journal-title":"7 Series FPGAs Clocking Resources UG472 (v1 12)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"}],"event":{"name":"2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","location":"Washington, DC, USA","start":{"date-parts":[[2018,4,30]]},"end":{"date-parts":[[2018,5,4]]}},"container-title":["2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8369415\/8383882\/08383900.pdf?arnumber=8383900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T02:39:51Z","timestamp":1623206391000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8383900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hst.2018.8383900","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}