{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T05:09:45Z","timestamp":1750136985340,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/hst.2019.8740835","type":"proceedings-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T02:17:09Z","timestamp":1561083429000},"page":"121-130","source":"Crossref","is-referenced-by-count":18,"title":["COTSknight: Practical Defense against Cache Timing Channel Attacks using Cache Monitoring and Partitioning Technologies"],"prefix":"10.1109","author":[{"given":"Fan","family":"Yao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyu","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Doroslovacki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0608-4"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.83"},{"journal-title":"Trusted Computer System Evaluation Criteria","year":"1983","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1181309.1181317"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"ref35","article-title":"Whispers in the hyper-space: high-speed covert channel attacks in the cloud","author":"wu","year":"2012","journal-title":"USENIX Security Symposium"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"volume":"3b","journal-title":"64 and IA-32 Architectures Software Developer's Manual","year":"2016","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060417"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2005.152"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383912"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-018-0609-3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037716"},{"key":"ref15","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","volume":"15","author":"gruss","year":"2015","journal-title":"Usenix Security"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"article-title":"Memory characterization of workloads using instrumentation-driven simulation","year":"2010","author":"jaleel","key":"ref19"},{"key":"ref28","first-page":"1","article-title":"Cache attacks and countermeasures: the case of AES","author":"osvik","year":"2006","journal-title":"Proc RSA Conf Cryptographers' Track"},{"key":"ref4","article-title":"A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL","author":"ac?i\u00e7mez","year":"2008","journal-title":"Topics in Cryptology–CT-RSA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"journal-title":"Intel-CMT-CAT Pacakage","year":"2017","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FMEC.2018.8364038"},{"journal-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263950"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"journal-title":"Introduction to Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family","year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2602156"},{"journal-title":"Intel Cache Monitoring Present and Future","year":"2016","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"journal-title":"Modern Digital and Analog Communication Systems","year":"2009","author":"lathi","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"journal-title":"Reading privileged memory with a side-channel","article-title":"Google Project Zero","year":"2018","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"journal-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges","article-title":"Google Project Zero","year":"2015","key":"ref41"},{"journal-title":"Probability Statistics and Random Processes for Electrical Engineering","year":"2008","author":"leon-garcia","key":"ref23"},{"key":"ref26","article-title":"Last-level cache side-channel attacks are practical","author":"liu","year":"2015","journal-title":"IEEE Symposium on Security and Privacy"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"}],"event":{"name":"2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","start":{"date-parts":[[2019,5,5]]},"location":"McLean, VA, USA","end":{"date-parts":[[2019,5,10]]}},"container-title":["2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8736108\/8740830\/08740835.pdf?arnumber=8740835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:20:51Z","timestamp":1657855251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8740835\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hst.2019.8740835","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}