{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:28:24Z","timestamp":1729628904437,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/i2mtc.2014.6860922","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T21:02:35Z","timestamp":1406667755000},"page":"1144-1147","source":"Crossref","is-referenced-by-count":0,"title":["GF(2<sup>4<\/sup>) multiplier in hardware using discrete neural network"],"prefix":"10.1109","author":[{"given":"Vanderson Lima","family":"Reis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wendell E. M.","family":"Costa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimundo C. S.","family":"Freire","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco M.","family":"de Assis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ewaldo","family":"Santana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.508266"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1080\/002072198134724"},{"key":"12","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1117\/12.477382","article-title":"Threshold logic counters parallel for 32-bit multipliers","volume":"4935","author":"celinski","year":"2002","journal-title":"Proceedings of SPIE"},{"journal-title":"Finite Field Multiplier Using Discrete Neural Networks","year":"2000","author":"oliveira","key":"3"},{"key":"2","first-page":"888","article-title":"A new architecture for multipliers in gf (2n) using discrete neural networks","author":"oliveira","year":"1999","journal-title":"Proceedings of the Iv Brazilian Conference on Neural Networks Sa?o Jose? Dos Campos-sp Brazil"},{"journal-title":"Integrated Circuit for Multiplication in Gf (24) Using Linear Threshold Gates","year":"2010","author":"christopher","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.926154"},{"journal-title":"VLSI architectures for computation in Galois Field","year":"1991","author":"mastrovito","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/0890-5401(89)90045-X"},{"journal-title":"Computational method and apparatus for finite field arithmetic","year":"1986","author":"massey","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676441"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.508323"},{"journal-title":"Efficient Vlsi Architecture for Bit-parallel Computation in Galois Fields","year":"1994","author":"paar","key":"8"}],"event":{"name":"2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)","start":{"date-parts":[[2014,5,12]]},"location":"Montevideo, Uruguay","end":{"date-parts":[[2014,5,15]]}},"container-title":["2014 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6845396\/6860504\/06860922.pdf?arnumber=6860922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:32:16Z","timestamp":1498152736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6860922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/i2mtc.2014.6860922","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}