{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:12:41Z","timestamp":1729642361550,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/ic3.2015.7346734","type":"proceedings-article","created":{"date-parts":[[2015,12,8]],"date-time":"2015-12-08T22:17:05Z","timestamp":1449613025000},"page":"503-508","source":"Crossref","is-referenced-by-count":2,"title":["Two phase sinusoidal power clocked quasi-static adiabatic logic families"],"prefix":"10.1109","author":[{"given":"P.","family":"Sasipriya","sequence":"first","affiliation":[]},{"given":"V.S. Kanchana","family":"Bhaaskaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008143316204"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-009-9096-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006098"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1995.474793"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.64"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.499727"},{"key":"ref3","first-page":"293","article-title":"Single phase clcoked quasi static adiabatic tree adder","author":"sasipriya","year":"2012","journal-title":"Proc Of Int Conf on Devices Circuits and Systems (ICDCS'12)"},{"key":"ref6","article-title":"Adiabatic computing with the 2N-2N2D logic family","author":"denker","year":"1994","journal-title":"1994 int Workshop Low Power Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224115"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/4.902764","article-title":"QSERL: quasi-static energy recovery logic","volume":"36","author":"ye","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961272"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.144"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.12.001"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2595","DOI":"10.1109\/TCSI.2008.920116","article-title":"Analysis and design of an efficient irreversible energy recovery logic in 0.18-?m CMOS","volume":"55","author":"siyong","year":"2008","journal-title":"Circuits and Systems IEEE Transactions on"}],"event":{"name":"2015 Eighth International Conference on Contemporary Computing (IC3)","start":{"date-parts":[[2015,8,20]]},"location":"Noida, India","end":{"date-parts":[[2015,8,22]]}},"container-title":["2015 Eighth International Conference on Contemporary Computing (IC3)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7337021\/7346637\/07346734.pdf?arnumber=7346734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T01:10:34Z","timestamp":1498266634000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7346734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ic3.2015.7346734","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}