{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:14:08Z","timestamp":1725534848022},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/icacci.2013.6637290","type":"proceedings-article","created":{"date-parts":[[2013,10,29]],"date-time":"2013-10-29T19:21:09Z","timestamp":1383074469000},"page":"868-873","source":"Crossref","is-referenced-by-count":1,"title":["A multi parametric optimization based novel approach for an efficient design space exploration for ASIC design"],"prefix":"10.1109","author":[{"given":"Tulasi Krishna","family":"Parvathaneni","sequence":"first","affiliation":[]},{"given":"Priyam","family":"Sachdeva","sequence":"additional","affiliation":[]},{"given":"Suraj Kumar","family":"Dhanuka","sequence":"additional","affiliation":[]},{"given":"Mohit","family":"Gagrani","sequence":"additional","affiliation":[]},{"given":"Pallabi","family":"Sarkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/92.902270"},{"year":"0","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1016\/j.sysarc.2007.01.004"},{"key":"12","first-page":"439","author":"salivahanan","year":"2006","journal-title":"Digital Signal Processing"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1016\/j.micpro.2012.02.015"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1504\/IJTPM.2006.011256"},{"key":"1","article-title":"A high level synthesis design flow with a novel approach for efficient design space exploration in case of multi-parametric optimisation objective","author":"sengupta","year":"2009","journal-title":"Microelectronic Reliability"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/CSICC.2009.5349361"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ISVLSI.2008.73"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1016\/j.swevo.2012.06.003"},{"key":"5","article-title":"Accelerating design space exploration using pareto-front arithmetic's","author":"kristian","year":"2003","journal-title":"Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC'03"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TEVC.2005.860764"},{"key":"9","article-title":"Rapid design space exploration by hybrid fuzzy search approach for optimal architecture determination of multi objective computing systems","author":"sengupta","year":"2010","journal-title":"Microelectronic Reliability"},{"key":"8","article-title":"A framework for fast design space exploration using fuzzy search for vlsi computing architectures","author":"sengupta","year":"2010","journal-title":"IEEE"}],"event":{"name":"2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2013,8,22]]},"location":"Mysore","end":{"date-parts":[[2013,8,25]]}},"container-title":["2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6621059\/6637135\/06637290.pdf?arnumber=6637290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:03:37Z","timestamp":1490209417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6637290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icacci.2013.6637290","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}