{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:49:31Z","timestamp":1730227771768,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/icacci.2014.6968393","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T22:33:17Z","timestamp":1417559597000},"page":"640-644","source":"Crossref","is-referenced-by-count":11,"title":["Low power vedic multiplier using energy recovery logic"],"prefix":"10.1109","author":[{"given":"Hardik","family":"Sangani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tanay M.","family":"Modi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.S.","family":"Kanchana Bhaaskaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"20","article-title":"Evaluation of the conventional versus ancient computation methodology for energy efficient arithmetic architecture","author":"jayaprakasan","year":"2011","journal-title":"Int Conference on Process Automation Control and Computing (P ACC)"},{"key":"ref3","first-page":"225","article-title":"High speed efficient N X N bit parallel hierarchical overlay multiplier architecture based on ancient Indian Vedic Mathematics","volume":"2","author":"thapliyal","year":"2004","journal-title":"Transactions on Engineering Computing and Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.499727"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815685"},{"journal-title":"Vedic Mathematics","year":"2001","author":"jagadguru","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.264"},{"key":"ref2","first-page":"101","article-title":"Design and implementation of an efficient multiplier using Vedic mathematicsand charge recovery logic","author":"ritesh","year":"2013","journal-title":"Proc of Int Conference on VLSI Communication Advanced Devices Signals & Systems and Networking (VCASAN)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMPACT.2010.5699463"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2002","author":"rabaey","key":"ref1"}],"event":{"name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2014,9,24]]},"location":"Delhi, India","end":{"date-parts":[[2014,9,27]]}},"container-title":["2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6949764\/6968191\/06968393.pdf?arnumber=6968393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:43:07Z","timestamp":1602686587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6968393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icacci.2014.6968393","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}