{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T18:49:47Z","timestamp":1730227787572,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/icacci.2014.6968437","type":"proceedings-article","created":{"date-parts":[[2014,12,2]],"date-time":"2014-12-02T22:33:17Z","timestamp":1417559597000},"page":"581-587","source":"Crossref","is-referenced-by-count":2,"title":["Design and analysis of program counter using finite state machine and incrementer based logic"],"prefix":"10.1109","author":[{"given":"M.","family":"Divya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ritesh","family":"Belgudri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.S.","family":"Kanchana Bhaaskaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2007.4579215"},{"key":"ref3","article-title":"Fundamentals of Digital Circuits","author":"anand kumar","year":"0","journal-title":"Second Edition 2009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICEVENT.2013.6496590"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922177"},{"key":"ref5","article-title":"A Very Fast and Low Power Incrementer and Decrementer Circuit","volume":"2","author":"sakthikumaran","year":"2010","journal-title":"International Journal of Computer Communication and Information System"},{"key":"ref8","article-title":"16-Bit RISC Processor Design for Convolution Application","author":"samiappa","year":"0","journal-title":"IEEE-International Conference on Recent Trends in Information Technology"},{"key":"ref7","article-title":"A Very Fast and Low Power Pseudo-Incrementer for Address Bus Encoder\/Decoder","author":"parandeh-afshar","year":"2003","journal-title":"International Conference on Microelectronics"},{"key":"ref2","article-title":"ARM System-on-chip Architecture","author":"furber","year":"0","journal-title":"Second Edition 2000"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922211"},{"key":"ref1","article-title":"Computer Architecture - A quantitative Approach","author":"hennessy","year":"0","journal-title":"Fourth Edition 2007"}],"event":{"name":"2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2014,9,24]]},"location":"New Delhi","end":{"date-parts":[[2014,9,27]]}},"container-title":["2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6949764\/6968191\/06968437.pdf?arnumber=6968437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T20:40:54Z","timestamp":1604608854000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6968437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icacci.2014.6968437","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}