{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:08:16Z","timestamp":1725502096275},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/icacci.2015.7275652","type":"proceedings-article","created":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T21:27:30Z","timestamp":1443475650000},"page":"463-468","source":"Crossref","is-referenced-by-count":0,"title":["FSMD RTL design manipulation for clock interface abstraction"],"prefix":"10.1109","author":[{"given":"Syed Saif","family":"Abrar","sequence":"first","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Verilator Veripool","year":"0","author":"snyder","key":"ref10"},{"journal-title":"FreeHDL","year":"2012","author":"naroska","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2006.1695911"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549799"},{"key":"ref14","first-page":"50","article-title":"Abstraction of clock interface for conversion of RTL VHDL to SystemC","author":"syed","year":"2014","journal-title":"IEEE International Advance Computing Conference (IACC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"journal-title":"VHDL Analyzer and Utility Library (VAUL)","year":"0","key":"ref17"},{"article-title":"Digital circuits and logic design","year":"1976","author":"lee","key":"ref18"},{"article-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"ref19"},{"journal-title":"IEEE CyberC","article-title":"Uniform SystemC Co-Simulation Methodology for System-on-Chip Designs","year":"2012","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2011.5929987"},{"journal-title":"EDA-Lab","year":"2012","key":"ref6"},{"journal-title":"Carbon Design Systems","year":"0","key":"ref5"},{"journal-title":"VH2SC HT-Lab","year":"2012","key":"ref8"},{"journal-title":"VHDL-to-SystemC-Converter Eberhard-Karls-University of Tübingen","year":"2012","key":"ref7"},{"key":"ref2","article-title":"Legacy SystemC co-simulation of multiprocessor systems-on-chip","author":"benini","year":"2002","journal-title":"IEEE Int'l Conf Computer Design"},{"journal-title":"ESL Models and Their Application Electronic System Level Design and Verification in Practice (Embedded Systems)","year":"2012","author":"bailey","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219034"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.766749"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/0471786411"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.368014"}],"event":{"name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2015,8,10]]},"location":"Kochi, India","end":{"date-parts":[[2015,8,13]]}},"container-title":["2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7259950\/7275573\/07275652.pdf?arnumber=7275652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:54:52Z","timestamp":1602687292000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7275652"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icacci.2015.7275652","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}