{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:04:57Z","timestamp":1760079897732,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/icacci.2015.7275854","type":"proceedings-article","created":{"date-parts":[[2015,9,28]],"date-time":"2015-09-28T17:27:30Z","timestamp":1443461250000},"page":"1672-1677","source":"Crossref","is-referenced-by-count":2,"title":["VLSI implementation of bit serial architecture based multiplier in floating point arithmetic"],"prefix":"10.1109","author":[{"given":"Jitesh R","family":"Shinde","sequence":"first","affiliation":[]},{"given":"Suresh S","family":"Salankar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"FPGA Implementation of Single Precision Floating Point Multiplier Using High Speed Compressors","volume":"iv","author":"kumar","year":"2014","journal-title":"International Journal of Soft Computing & Engineering"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iMac4s.2013.6526454"},{"key":"ref12","article-title":"FPGA Design of Pipelined 32-bit Floating Point Multiplier","volume":"xvi","author":"sakshi","year":"2013","journal-title":"International Journal of Computational & Management"},{"key":"ref13","article-title":"Design & Implementation of Floating Point Multiplier Using Wallace and Dadda Algorithm","volume":"iii","author":"matey","year":"2014","journal-title":"International Journal of Application or Innovation in Engineering & Management"},{"key":"ref14","article-title":"FPGA Implementation of Low Area Floating Point Multiplier Using Vedic Mathematics","volume":"iii","author":"sai","year":"2013","journal-title":"International Journal of Engineering & Advanced Engineering"},{"key":"ref15","article-title":"BIT - SERIAL NEURAL NETWORKS","author":"murray","year":"1988","journal-title":"American Institute of Physics"},{"key":"ref16","article-title":"VLSI Implementation of Neural Network","volume":"4","author":"shinde","year":"2015","journal-title":"Current Trends in Technoligy & Science Journal"},{"key":"ref4","first-page":"439","article-title":"Systematic Design of High-Speed and Low-Power Digit-Serial Multipliers VLSI Based","volume":"2","author":"tayade","year":"2012","journal-title":"International Journal of Management IT and Engineering"},{"key":"ref3","article-title":"Systematic Design of High-Speed and Low-Power Digit-Serial Multipliers","volume":"45","author":"chang","year":"1998","journal-title":"IEEE Transactions on Circuits and Systems-II Analog & Digital Signal Processing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2013.4504"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.5121\/ijcnc.2010.2405"},{"key":"ref8","article-title":"Comparative Study & Analysis of Fast Multipliers","volume":"ii","author":"purohit","year":"2014","journal-title":"International Journal of Engineering and Technical Research (IJETR)"},{"key":"ref7","article-title":"Comparative Study of Different Multiplier Architectures","volume":"iv","author":"sahu","year":"2013","journal-title":"International Journal of Engineering Trends and Technology (IJETT)"},{"article-title":"Digital Signal Processing","year":"0","author":"nagoor kani","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-8176-4705-6"},{"key":"ref9","first-page":"33","article-title":"Comparative Study of High Performance Bruan's Multiplier using FPGAs","volume":"i","author":"anitha","year":"2012","journal-title":"IOSR Journal of Electronics & Communication Engineering (IOSRJECE)"}],"event":{"name":"2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)","start":{"date-parts":[[2015,8,10]]},"location":"Kochi, India","end":{"date-parts":[[2015,8,13]]}},"container-title":["2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7259950\/7275573\/07275854.pdf?arnumber=7275854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:55:59Z","timestamp":1490378159000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7275854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icacci.2015.7275854","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}